Last Time: Isolation is key to building secure systems

- Basic idea: protect secrets so that they can’t be accessed across a trust boundary
- Mechanisms: privilege separation, least privilege, complete mediation
- **Assumption**: We know what the trust boundaries are and can control access
How can attackers access protected data?

- Find a bug in an unprotected program
- Find a bug in the kernel, VMM, or runtime system providing protection
- Find a hardware bug that lets you bypass isolation
The power of abstraction in computer science

“All problems in computer science can be solved by another level of indirection.” – David Wheeler

• Computer systems are often built on layers of abstraction

• Physics $\rightarrow$ hardware $\rightarrow$ operating system $\rightarrow$ applications

• An ideal abstraction allows each layer to treat the layer below as a black box with well-defined behavior
Side channels

Implementations have artifacts and side effects

• How long, how fast, how loud, how hot

• A side channel is a source of information beyond the output specified by an abstraction
Today

- Overview and history of side channels
- Cache side channels and countermeasures
Soviet Great Seal Bug

- 1945 Soviet gift to ambassador
- Contained passive listening device
- Would transmit when illuminated at a particular radio frequency
- Designed by Theremin
- Discovered in 1952

https://en.wikipedia.org/wiki/The_Thing_(listening_device)
TEMPEST: US/NATO side channel codename

- WWII: Bell Telephone discovers electromagnetic leakage in one-time pad teleprinters: 100-ft radius
- 1951: CIA rediscovers teleprinter leakage; 200-ft radius
- 1964: TEMPEST shielding rules established
van Eck Phreaking

“Electromagnetic Radiation from Video Display Units: An Eavesdropping Risk?” Wim van Eck 1985

• 1985: Wim van Eck demonstrates side channel image recovery from CRT monitors with off-the-shelf equipment

Fig. 1. Eavesdropping eel-up using a variable oscillator and a frequency divider to restore synchronization. The picture on the TV is picked up from the radiation of the VDU in the background.
“Electromagnetic Eavesdropping Risks of Flat-Panel Displays” Kuhn 2004

- Image displays simultaneously along line
- Pick up radiation from screen connection cable
Consumption side channels

How long does this password check take?

```c
char pwd[] = "z2n34uzbnqhw4i";

//...

int check_password(char *buf) {
    return strcmp(buf, pwd);
}
```
Examples of side channels

**Consumption:** How much of a resource is being used to perform an operation?
- Timing
  - Different execution time due to program branches
  - Cache timing attacks
- Power consumption
- Network traffic

**Emission:** What out-of-band signal is generated in the course of performing the operation?
- Electromagnetic radiation
  - Voltage running through a wire produces a magnetic field
- Sound (acoustic attacks)
  - Capacitors discharging can make noises
- Error messages
Tenex password verification bug
Alan Bell 1974

- Early virtual memory implementation in Tenex computer system.
- Character-at-a-time comparison + interrupt on memory page
- Linear-time password recovery
In interactive SSH, keystrokes sent in individual packets

- Build model of inter-keystroke delays by finger, key pair
- Measure packet timing off network, do Viterbi decoding

Figure 1: The traffic signature associated with running SU in a SSH session. The numbers in the figure are the size (in bytes) of the corresponding packet payloads.
Side-channel attacks can also leak cryptographic secrets.

Simple power analysis and differential power analysis exploit secret-dependent power consumption.

Fig. 11 SPA leaks from an RSA implementation
Default web browser behavior: unvisited links are blue and visited links are purple.

Text display attributes available to scripts via DOM.

Victim browser visits malicious website. Malicious website enumerates URLs in invisible portion of site to sniff browser history.

Exploited in the wild.

Fixed in browsers, but surprisingly hard to eliminate all the information leaks.
Active side channels

- Fault attacks induce computational errors that may leak information

- Attackers can induce faults by:
  - Glitch power, voltage, clock
  - Vary temperature
  - Subject to light, EM radiation
Using Memory Errors to Attack a Virtual Machine
Govindavajhala Appel 2003

Java heap overflow via glitched address of function pointer.

Figure 3. Experimental setup to induce memory errors, showing a PC built from surplus components, clip-on gooseneck lamp, 50-watt spotlight bulb, and digital thermometer. Not shown is the variable AC power supply for the lamp.
Types of RAM

- **Volatile memory**: Data retained only as long as power is on
- **Persistent memory like flash or magnetic disks**: retains data without power

**SRAM**

- SRAM retains bit value as long as power is on without any refresh
- Faster, lower density, higher cost
- Has a “burn-in” phenomenon where on startup it tends to flip bit to “remembered bit”

**DRAM**

- DRAM requires periodic refresh to retain stored value
- Capacitors charged to store data
- Higher density, lowered cost
- “Cold boot attacks” exploited capacitor discharge time to read sensitive data from physical memory
Rowhammer attacks
Seaborn and Dullien 2015

- DRAM cells are grouped into rows
- All cells in a row are refreshed together

- Repeatedly opening and closing a row within a refresh interval causes disturbance errors in adjacent rows.
- Attacker running attack process on same machine as victim can cause bits to flip in victim’s memory
Aside: Covert Channels

Side channels are inadvertent artifacts of the implementation

• Covert channels: same idea, but on purpose

• One party is trying to leak information across a trust boundary by encoding that information into some side channel

• Examples: variation in time, memory usage

• Difficult to protect against
Radio covert channels
Guri et al. 2015

• CPU memory bus emits radio waves on GSM frequencies

• Covert channel to hop air gap: Software performs memory reads; signal is detected by cell phone
Memory and cache

- Main memory is large and slow
- Processors have faster, smaller caches to store more recently used memory closer to cores
- Caches organized in hierarchy: closer to the core are faster and smaller
## Memory and cache

Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory.

<table>
<thead>
<tr>
<th>Set</th>
<th>Addr</th>
<th>Cached Data ~64B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>F0016280 31C6F4C0 339DD740 614F8480</td>
<td>85 F5 80 21 E3 2C..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>9A DA 59 11 48 F2..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C7 D7 A0 86 67 18..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>17 4C 59 B0 58 A7..</td>
</tr>
<tr>
<td>1</td>
<td>71685100 132A4880 2A1C0700 C017E9C0</td>
<td>27 BD 5D 2E 84 29..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>30 B2 8F 27 05 9C..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>9E C3 DA EE B7 D9..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D1 76 16 54 51 5B..</td>
</tr>
<tr>
<td>2</td>
<td>311956C0 002D47C0 91507E80 55194040</td>
<td>0A 55 47 82 86 4E..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C4 15 4D 78 B5 C4..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>60 D0 2C DD 78 14..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DF 66 E9 D0 11 43..</td>
</tr>
<tr>
<td>3</td>
<td>9B27F8C0 8E771100 A001FB40 317178C0</td>
<td>84 A0 7F C7 4E BC..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3B 0B 20 0C DB 58..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>29 D9 F5 6A 72 50..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>35 82 CB 91 78 8B..</td>
</tr>
<tr>
<td>4</td>
<td>6618E980 BA0CDB40 89E92C00 090F9C40</td>
<td>35 11 4A E0 2E F1..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>B0 FC 5A 20 D0 7F..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1C 50 A4 F8 EB 6F..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BB 71 ED 16 07 1F..</td>
</tr>
</tbody>
</table>

### Diagram:

- **CPU** Sends address, Receives data.
- **MEMORY CACHE**
  - hash(addr) to map to cache set

### Table:

- **Set** 0
  - Addr: F0016280 31C6F4C0 339DD740 614F8480
  - Cached Data: 85 F5 80 21 E3 2C..
- **Set** 1
  - Addr: 71685100 132A4880 2A1C0700 C017E9C0
  - Cached Data: 27 BD 5D 2E 84 29..
- **Set** 2
  - Addr: 311956C0 002D47C0 91507E80 55194040
  - Cached Data: 0A 55 47 82 86 4E..
- **Set** 3
  - Addr: 9B27F8C0 8E771100 A001FB40 317178C0
  - Cached Data: 84 A0 7F C7 4E BC..
- **Set** 4
  - Addr: 6618E980 BA0CDB40 89E92C00 090F9C40
  - Cached Data: 35 11 4A E0 2E F1..

### Notes:

- **Main Memory** Big, slow e.g. 16GB SDRAM
- **Sends** address, **Receives** data.
Memory and cache

Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory

<table>
<thead>
<tr>
<th>Set</th>
<th>Addr</th>
<th>Cached Data ~64B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>F0016280 31C6F4C0 339DD740 614F8480</td>
<td>B5 F5 80 21 E3 2C..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>9A DA 59 11 48 F2..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C7 D7 A0 86 67 18..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>17 4C 59 B8 58 A7..</td>
</tr>
<tr>
<td>1</td>
<td>71685100 132A4880 2A1C0700 C017E9C0</td>
<td>27 BD 5D 2E 84 29..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>30 B2 8F 27 05 9C..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>9E C3 DA EE B7 D9..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>D1 76 16 54 51 5B..</td>
</tr>
<tr>
<td>2</td>
<td>311956C0 002D47C0 91507E80 55194040</td>
<td>0A 55 47 82 86 4E..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>C4 15 4D 78 B5 C4..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>60 D0 2C DD 78 14..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DF 66 E9 D0 11 43..</td>
</tr>
<tr>
<td>3</td>
<td>9B27F8C0 8E771100 A001FB40 317178C0</td>
<td>84 A0 7F C7 4E BC..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3B 0B 20 0C DB 58..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>29 D9 F5 6A 72 50..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>35 82 CB 91 78 8B..</td>
</tr>
<tr>
<td>4</td>
<td>6618E980 BA0CDB40 89E92C00 090F9C40</td>
<td>35 11 4A E0 2E F1..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>B0 FC 5A 20 D0 7F..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1C 50 A4 F8 EB 6F..</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BB 71 ED 16 07 1F..</td>
</tr>
</tbody>
</table>

CPU
Sends address, Receives data

Addr: 2A1C0700

hash(addr) to map to cache set

MAIN
MEMORY
Big, slow
e.g. 16GB SDRAM
Memory and cache

Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory

<table>
<thead>
<tr>
<th>Set</th>
<th>Addr</th>
<th>Cached Data ~64B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>F0016280 31C6F4C0 339DD740 614F8480</td>
<td>B5 F5 80 21 E3 2C 9A DA 59 11 48 F2 C7 D7 A0 86 67 18 17 4C 59 B0 58 A7</td>
</tr>
<tr>
<td>1</td>
<td>71685100 132A4880 2A1C0700 C017E9C0</td>
<td>27 BD 5D 2E 84 29 30 B2 8F 27 05 9C 9E C3 DA EE B7 D9 D1 76 16 54 51 5B</td>
</tr>
<tr>
<td>2</td>
<td>311956C0 002D47C0 91507E80 55194040</td>
<td>0A 55 47 82 86 4E C4 15 4D 78 B5 C4 60 D0 2C DD 78 14 DF 66 E9 D0 11 43</td>
</tr>
<tr>
<td>3</td>
<td>9B27F8C0 8E771100 A001FB40 317178C0</td>
<td>84 A0 7F C7 4E BC 3B 0B 20 0C DB 58 29 D9 F5 6A 72 50 35 82 CB 91 78 8B</td>
</tr>
<tr>
<td>4</td>
<td>6618E980 BA0CDB40 89E92C00 090F9C40</td>
<td>35 11 4A E0 2E F1 B0 FC 5A 20 D0 7F 1C 50 A4 F8 EB 6F BB 71 ED 16 07 1F</td>
</tr>
</tbody>
</table>

CPU
Sends address, Receives data

Addr: 2A1C0700

hash(addr) to map to cache set

MAIN MEMORY
Big, slow
e.g. 16GB SDRAM
Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory.

<table>
<thead>
<tr>
<th>Set</th>
<th>Addr</th>
<th>Cached Data ~64B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>F0016280</td>
<td>B5 F5 80 21 E3 2C..</td>
</tr>
<tr>
<td></td>
<td>31C6F4C0</td>
<td>9A DA 59 11 48 F2..</td>
</tr>
<tr>
<td></td>
<td>339DD740</td>
<td>C7 D7 A0 86 67 18..</td>
</tr>
<tr>
<td></td>
<td>614F8480</td>
<td>17 4C 59 B0 58 A7..</td>
</tr>
<tr>
<td>1</td>
<td>71685100</td>
<td>27 BD 5D 2E 84 29..</td>
</tr>
<tr>
<td></td>
<td>132A4880</td>
<td>30 B2 8F 27 05 9C..</td>
</tr>
<tr>
<td></td>
<td>2A1C0700</td>
<td>9E C3 DA EE B7 D9..</td>
</tr>
<tr>
<td></td>
<td>C017E9C0</td>
<td>D1 76 16 54 51 5B..</td>
</tr>
<tr>
<td>2</td>
<td>311956C0</td>
<td>0A 55 47 82 86 4E..</td>
</tr>
<tr>
<td></td>
<td>002D47C0</td>
<td>C4 15 4D 78 B5 C4..</td>
</tr>
<tr>
<td></td>
<td>91507E80</td>
<td>60 D0 2C DD 78 14..</td>
</tr>
<tr>
<td></td>
<td>55194040</td>
<td>DF 66 E9 D0 11 43..</td>
</tr>
<tr>
<td>3</td>
<td>9B72F8C0</td>
<td>84 A0 7F C7 4E BC..</td>
</tr>
<tr>
<td></td>
<td>8E771100</td>
<td>3B 0B 20 0C DB 58..</td>
</tr>
<tr>
<td></td>
<td>A001FB40</td>
<td>29 D9 F5 6A 72 50..</td>
</tr>
<tr>
<td></td>
<td>317178C0</td>
<td>35 82 CB 91 78 8B..</td>
</tr>
<tr>
<td>4</td>
<td>6618E980</td>
<td>35 11 4A E0 2E F1..</td>
</tr>
<tr>
<td></td>
<td>BA0CDB40</td>
<td>B0 FC 5A 20 D0 7F..</td>
</tr>
<tr>
<td></td>
<td>89E92C00</td>
<td>1C 50 A4 F8 EB 6F..</td>
</tr>
<tr>
<td></td>
<td>090F9C40</td>
<td>BB 71 ED 16 07 1F..</td>
</tr>
</tbody>
</table>
Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory.

<table>
<thead>
<tr>
<th>Set</th>
<th>Addr</th>
<th>Cached Data ~64B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>F0016280 31C6F4C0 339DD740 614F8480</td>
<td>85 F5 80 21 E3 2C..</td>
</tr>
<tr>
<td></td>
<td>71685100 132A4880 2A1C0700 C017E9C0</td>
<td>27 BD 5D 2E 84 29..</td>
</tr>
<tr>
<td></td>
<td>311956C0 002D47C0 91507E80 55194040</td>
<td>0A 55 47 82 86 4E..</td>
</tr>
<tr>
<td></td>
<td>9B27F8C0 8E771100 A001FB40 317178C0</td>
<td>84 A0 7F C7 4E BC..</td>
</tr>
<tr>
<td></td>
<td>6618E980 BA0CDB40 89E92C00 090F9C40</td>
<td>35 11 4A E0 2E F1..</td>
</tr>
</tbody>
</table>
Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory

<table>
<thead>
<tr>
<th>Set</th>
<th>Addr</th>
<th>Cached Data ~64B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>F0016280, 31C6F4C0, 339DD740, 614F8480</td>
<td>B5 F5 80 21 E3 2C..</td>
</tr>
<tr>
<td></td>
<td>71685100, 132A4880, 2A1C0700, C017E9C0</td>
<td>27 BD 5D 2E 84 29..</td>
</tr>
<tr>
<td></td>
<td>311956C0, 002D47C0, 91507E80, 55194040</td>
<td>0A 55 47 82 86 4E..</td>
</tr>
<tr>
<td></td>
<td>9B27F8C0, 8E771100, A001FB40, 317178C0</td>
<td>84 A0 7F C7 4E BC..</td>
</tr>
<tr>
<td></td>
<td>6618E980, BA0CDB40, 89E92C00, 090F9C40</td>
<td>35 11 4A E0 2E F1..</td>
</tr>
</tbody>
</table>

CPU
- Sends address, receives data
- Addr: 2A1C0700
- Data: 9E C3 DA EE B7 D3..

MEMORY CACHE
- Hashes address to map to cache set
- Addr: 132E1340

MAIN MEMORY
- Big, slow
- E.g. 16GB SDRAM
Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory
Memory and cache

Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory

<table>
<thead>
<tr>
<th>Set</th>
<th>Addr</th>
<th>Cached Data ~64B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>F0016280 31C6F4C0 339DD740 614FB480</td>
<td>B5 F5 80 21 E3 2C..</td>
</tr>
<tr>
<td></td>
<td>132A4880 2A1C0700 C017E9C0</td>
<td>7E 65 5D 2E 84 29..</td>
</tr>
<tr>
<td></td>
<td>311956C0 002D47C0 91507E80 55194040</td>
<td>9E C3 28 E8 7E 9C..</td>
</tr>
<tr>
<td></td>
<td>9B27F8C0 8E771100 A001FB40 317178C0</td>
<td>84 A0 7F C7 4E BC..</td>
</tr>
<tr>
<td></td>
<td>6618E980 BA0CDB40 89E92C00 090F9C40</td>
<td>35 11 4A E0 2E F1..</td>
</tr>
</tbody>
</table>

CPU
Sends address, Receives data

Addr: 2A1C0700
Data: 9E C3 DA EE B7 D3..
Addr: 132E1340

hash(addr) to map to cache set

Address: 132E1340
Data: AC 99 17 8F 44 09..

Fast MEMORY CACHE

MAIN MEMORY
Big, slow e.g. 16GB SDRAM
Memory and cache

Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory

<table>
<thead>
<tr>
<th>Set</th>
<th>Addr</th>
<th>Cached Data ~64B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>F0016280</td>
<td>B5 F5 80 21 E3 2C..</td>
</tr>
<tr>
<td></td>
<td>31C6F4C0</td>
<td>9A DA 59 11 48 F2..</td>
</tr>
<tr>
<td></td>
<td>339DD740</td>
<td>C7 D7 A0 86 67 18..</td>
</tr>
<tr>
<td></td>
<td>614F8480</td>
<td>17 4C 59 B8 58 A7..</td>
</tr>
<tr>
<td>1</td>
<td>71685100</td>
<td>27 BD 5D 2E 84 29..</td>
</tr>
<tr>
<td></td>
<td>132A4880</td>
<td>30 B2 8F 27 05 9C..</td>
</tr>
<tr>
<td></td>
<td>2A1C0700</td>
<td>9E C3 DA EE B7 D9..</td>
</tr>
<tr>
<td></td>
<td>C017E9C0</td>
<td>D1 76 16 54 51 5B..</td>
</tr>
<tr>
<td>2</td>
<td>311956C0</td>
<td>0A 55 47 82 86 4E..</td>
</tr>
<tr>
<td></td>
<td>002D47C0</td>
<td>C4 15 4D 78 B5 C4..</td>
</tr>
<tr>
<td></td>
<td>91507E80</td>
<td>60 D0 2C DD 78 14..</td>
</tr>
<tr>
<td></td>
<td>55194040</td>
<td>DF 66 E9 D0 11 43..</td>
</tr>
<tr>
<td>3</td>
<td>9B27F8C0</td>
<td>84 A0 7F C7 4E BC..</td>
</tr>
<tr>
<td></td>
<td>8E771100</td>
<td>3B OB 20 0C DB 58..</td>
</tr>
<tr>
<td></td>
<td>A001FB40</td>
<td>29 D9 F5 6A 72 50..</td>
</tr>
<tr>
<td></td>
<td>317178C0</td>
<td>Evict to make room</td>
</tr>
<tr>
<td>4</td>
<td>6618E980</td>
<td>35 11 4A E0 2E F1..</td>
</tr>
<tr>
<td></td>
<td>BA0CDB40</td>
<td>B0 FC 5A 20 D0 7F..</td>
</tr>
<tr>
<td></td>
<td>89E92C00</td>
<td>1C 50 A4 F8 EB 6F..</td>
</tr>
<tr>
<td></td>
<td>090F9C40</td>
<td>BB 71 ED 16 07 1F..</td>
</tr>
</tbody>
</table>
### Memory and cache

Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory.

**CPU**
- Sends address, receives data

**Addr:** 2A1C0700

**Data:** 9E C3 DA EE B7 D3...

**Addr:** 132E1340

**MEMORY CACHE**

<table>
<thead>
<tr>
<th>Set</th>
<th>Addr</th>
<th>Cached Data ~64B</th>
</tr>
</thead>
</table>
| 0   | F0016280
  31C6F4C0
  339DD740
  614F8480 | B5 F5 80 21 E3 2C.. |
| 1   | 71685100
  132A4880
  2A1C0700
  C017E9C0 | 27 BD 5D 2E 84 29.. |
| 2   | 311956C0
  002D47C0
  91507E80
  55194040 | 0A 55 47 82 86 4E.. |
| 3   | 9B27F8C0
  8E771100
  A001FB40
  132E1340 | 84 A0 7F C7 4E BC.. |
| 4   | 6618E980
  BA0CD8B4
  89E92C00
  090F9C40 | 35 11 4A E0 2E F1.. |

**Address:** 132E1340
- Data: AC 99 17 8F 44 09...

**MAIN MEMORY**
- Big, slow
- e.g. 16GB SDRAM
Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory.
Memory and cache

Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory

<table>
<thead>
<tr>
<th>Set</th>
<th>Addr</th>
<th>Cached Data ~64B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0016280</td>
<td>B5 F5 80 21 E3 2C..</td>
</tr>
<tr>
<td></td>
<td>31C6F4C0</td>
<td>9A DA 59 11 48 F2..</td>
</tr>
<tr>
<td></td>
<td>339D740</td>
<td>C7 D7 A0 86 67 18..</td>
</tr>
<tr>
<td></td>
<td>614F8480</td>
<td>17 4C 59 B0 58 A7..</td>
</tr>
<tr>
<td>1</td>
<td>71685100</td>
<td>27 BD 5D 2E 84 29..</td>
</tr>
<tr>
<td></td>
<td>132A4880</td>
<td>30 B2 8F 27 05 9C..</td>
</tr>
<tr>
<td></td>
<td>2A1C0700</td>
<td>9E C3 DA EE B7 D9..</td>
</tr>
<tr>
<td></td>
<td>0017E9C0</td>
<td>D1 76 16 54 51 5B..</td>
</tr>
<tr>
<td>2</td>
<td>311956C0</td>
<td>0A 55 47 82 86 4E..</td>
</tr>
<tr>
<td></td>
<td>002D47C0</td>
<td>C4 15 4D 78 B5 C4..</td>
</tr>
<tr>
<td></td>
<td>91507E80</td>
<td>60 D0 2C DD 78 14..</td>
</tr>
<tr>
<td></td>
<td>55194040</td>
<td>DF 66 E9 D0 11 43..</td>
</tr>
<tr>
<td>3</td>
<td>9B27F8C0</td>
<td>84 A0 7F C7 4E BC..</td>
</tr>
<tr>
<td></td>
<td>8E771100</td>
<td>3B 0B 20 0C DB 58..</td>
</tr>
<tr>
<td></td>
<td>A001FB40</td>
<td>29 D9 F5 6A 72 50..</td>
</tr>
<tr>
<td></td>
<td>132E1340</td>
<td>AC 99 17 8F 44 09..</td>
</tr>
<tr>
<td>4</td>
<td>6618E980</td>
<td>35 11 4A E0 2E F1..</td>
</tr>
<tr>
<td></td>
<td>BA0CDB40</td>
<td>B0 FC 5A 20 D0 7F..</td>
</tr>
<tr>
<td></td>
<td>89E92C00</td>
<td>1C 50 A4 F8 EB 6F..</td>
</tr>
<tr>
<td></td>
<td>090F9C40</td>
<td>BB 71 ED 16 07 1F..</td>
</tr>
</tbody>
</table>

CPU
Sends address,
Receives data

Addr: 2A1C0700
Data: 9E C3 DA EE B7 D3..

Addr: 132E1340
Data: AC 99 17 8F 44 09..

Main Memory
Big, slow
e.g. 16GB SDRAM

Address: 132E1340
Data: AC 99 17 8F 44 09..
Memory and cache

Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory.

CPU
Sends address, Receives data
Addr: 2A1C0700
Data: 9E C3 DA EE B7 D3...
Addr: 132E1340
Data: AC 99 17 8F 44 09...
Addr: 132E1340
Data: AC 99 17 8F 44 09...

 MEMORY CACHE

Set | Addr | Cached Data ~64B
--- | --- | ---
0 | F0016280 31C6F4C0 339DD740 614F8480 | 85 F5 80 21 E3 2C.. 9A DA 59 11 48 F2.. C7 D7 A0 86 67 18.. 17 4C 59 B8 58 A7..
1 | 71685100 132A4880 2A1C0700 C017E9C0 | 27 BD 5D 2E 84 29.. 30 B2 8F 27 05 9C.. 9E C3 DA EE B7 D9.. D1 76 16 54 51 5B..
2 | 311956C0 002D47C0 91507E80 55194040 | DA 55 47 82 86 4E.. C4 15 4D 78 B5 C4.. 60 D0 2C DD 78 14.. DF 66 E9 D0 11 43..
3 | 9B27F8C0 8E771100 A001FB40 132E1340 | 84 A0 7F C7 4E BC.. 3B 0B 20 0C DB 58.. 29 D9 F5 6A 72 50.. AC 99 17 8F 44 09..
4 | 6618E980 BA0CDB40 89E92C00 090F9C40 | 35 11 4A E0 2E F1.. B0 FC 5A 20 D0 7F.. 1C 50 A4 F8 EB 6F.. BB 71 ED 16 07 1F..

Address: 132E1340
Data: AC 99 17 8F 44 09...

MAIN MEMORY
Big, slow
e.g. 16GB SDRAM
Memory and cache

Caches hold local (fast) copy of recently-accessed 64-byte chunks of memory

<table>
<thead>
<tr>
<th>Set</th>
<th>Addr</th>
<th>Cached Data ~64B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>F0016280 31C6F4C0 339DD740 614F8480</td>
<td>B5 F5 80 21 E3 2C..</td>
</tr>
<tr>
<td>1</td>
<td>71685100 132A4880 2A1C0700 C017E9C0</td>
<td>27 BD 5D 2E 84 29..</td>
</tr>
<tr>
<td>2</td>
<td>311956C0 002D47C0 91507E80 55194040</td>
<td>0A 55 47 82 86 4E..</td>
</tr>
<tr>
<td>3</td>
<td>9E77F8C0 8E771100 A001FB40 132E1340</td>
<td>84 A0 7F C7 4E BC..</td>
</tr>
<tr>
<td>4</td>
<td>6618E980 BA0CDB40 89E92C00 090F9C40</td>
<td>35 11 4A E0 2E F1..</td>
</tr>
</tbody>
</table>

CPU
Sends address,
Receives data

Addr: 2A1C0700
Data: 9EC3 DA EE B7 D3..

Addr: 132E1340
Data: AC 99 17 8F 44 09..

Address: 132E1340
Data: AC 99 17 8F 44 09..

Reads change system state:
- Read to newly-cached location is fast
- Read to evicted location is slow

MAIN MEMORY
Big, slow
e.g. 16GB SDRAM
Cache timing side channel attacks

- Caches are a shared system resource
- Not isolated by process, VM, or privilege level
- An attacker who can run code on same physical hardware can abuse this shared resource to learn information from another process or VM
Cache timing attack threat model

• Attacker and victim are isolated (separate processes) on same physical system

• Attacker is able to invoke (directly or indirectly) functionality exposed by victim
  • Examples?

• Attacker does not have direct access to contents of victim memory

• Attacker will use shared cache access to infer information about victim memory contents
Cache timing attack vector

• Many algorithms have memory access patterns that are dependent on sensitive memory contents
  • Examples?

• If attacker can observe access patterns they can learn secrets
Cache timing attack options

- **Prime**: Place a known address in the cache by reading it

- **Evict**: Access memory until address is no longer cached (force capacity misses)

- **Flush**: Remove an address from the cache (`clflush` on x86)

- **Measure**: Precisely (down to the cycle) how long it takes to do something (`rdtsc` on x86)

- Attack form: Manipulate cache into known state, make victim run, infer what changed after run
Three basic techniques

• Evict and time
  • Evict things from the cache and measure if victim slows down as a result

• Prime and probe
  • Place things in the cache, run the victim, and see if you slow down as result

• Flush and reload
  • Flush a particular line from the cache, run the victim, and see if your accesses are still fast
Mitigating side channels

- Use constant-time programming techniques
- Eliminate secret-dependent execution or branches
- Hide/blind inputs
Constant-time programming: Which is faster?

```c
void foo(double x) {
    double z, y = 1.0;
    for (uint32_t i = 0; i < 100000000; i++) {
        z = y*x;
    }
}
```

a. `foo(1.0);`
b. `foo(1.0e-323);`
c. They are the same
# Constant-time programming: Which is faster?

```c
void foo(double x) {
    double z, y = 1.0;
    for (uint32_t i = 0; i < 100000000; i++) {
        z = y*x;
    }
}
```

- a. `foo(1.0)`;
- b. `foo(1.0e-323)`;
- c. They are the same

Some instructions take different amounts of time depending on operands.

Avoid variable-time instructions.
Control flow introduces time variability

m=1
for i = 0 ... len(d):
    if d[i] = 1:
        m = c * m mod N
        m = square(m) mod N
return m
If-statements on secrets are unsafe

s0;
if (secret) {
    s1;
    s2;
}
s3;

<table>
<thead>
<tr>
<th>secret</th>
<th>run</th>
<th>run</th>
</tr>
</thead>
<tbody>
<tr>
<td>true</td>
<td>s0; s1; s2; s3;</td>
<td>4</td>
</tr>
<tr>
<td>false</td>
<td>s0; s3;</td>
<td>2</td>
</tr>
</tbody>
</table>
Does padding the else branch work?

```c
if (secret) {
    s1;
    s2;
} else {
    s1';
    s1';
    s2';
    s2';
}
```

where s1 and s1' take same amount of time.
Does padding the else branch work?

```java
if (secret) {
    s1;
    s2;
} else {
    s1';
    s1';
    s2';
}
```

where \(s1\) and \(s1'\) take same amount of time

- **Problem:** Instructions are loaded from cache
  \(\implies\) observable

- **Problem:** Hardware tries to predict where branch goes
  \(\implies\) success or failure of prediction is observable
Constant-time conditional arithmetic assignment

```
if (secret) {
    x = a;
}
```

```
x = secret * a + (1-secret) * x
```
if (secret) {
    x = a;  
    x = secret * a + (1-secret) * x
} else {
    x = b;  
    x = (1-secret) * b + secret * x
}
Writing constant-time code is hard.

There are tools to help but most code is still written by hand.

It can be slower, larger, and more complex.

(This is one of the reasons people recommend not doing your own cryptographic implementations.)
Speculative Execution

• CPUs can guess likely program path and do speculative execution

• Example

  if (uncached_value == 1) // load from memory
      a = compute(b)

• Branch predictor guesses if() is true based on prior history
• Starts executing compute(b) speculatively
• When value arrives from memory, check if guess was correct:
  • Correct: Save speculative work → performance gain
  • Incorrect: Discard speculative work → no harm?
Spectre and Meltdown
Lipp et al., Kocher et al. 2017

**Misspeculation**

- Exceptions and incorrect branch prediction can cause “rollback” of transient instructions
- Old register states are preserved, can be restored
- Memory writes are buffered, can be discarded
- Cache modifications are not restored

- Spectre and Meltdown carry out cache attacks against speculatively loaded data so that an unprivileged attacker process can read kernel memory, break ASLR, etc.
Today

- Overview and history of side channels
- Cache side channels and countermeasures