Lab 2:

Getting started with Xilinx

NOTE: You MUST have your next Lab report in this format!

Lab 2: Designing the CPU Internals

Here is a sample schematic and a sample timing diagram. The timing diagram is NOT sufficiently annotated. The schematic is an example of the minimal level of annotation that you should provide. You will produce many schematics and much longer timing diagrams.