Xilinx Tutorial

Notice the clock "C1" was assigned to "ENABLE" as I showed earlier. I have also grouped the inputs at the top and the clock in the middle, and then the outputs below. This will help as well when you have to evaluate your simulations in lab 2 and lab 3. :-)