Goal

• This section presents a design methodology to perform Manual Synthesis of Complex Finite State Machines.
Prerequisites

- Simple FSM
- RT-level design

Outline

- Introduction
- The concept of RT-state
- RT-state based synthesis
- Some examples
- The concept of macro RT-state.
Levels of abstraction in VLSI design

- A design of a digital circuit requires a transformation from a "concept" to an "implementation", in a series of ordered levels.
- From the highest level to lower levels of design "abstraction", a design is iteratively refined.
- The design description is verified and validated at each level, often cycling between levels of abstraction.
- Design descriptions are described using one or more domain representations (Behavior, Structure, Physical).

Levels of abstraction in VLSI design

Architectural  Algorithm  Flowchart
Queueing network  Block diagram  Petri Nets
Behavioral  Structural  Geometrical
State equation  State diagram  RTL notation  Datapath  Truth tables
RTL notation  Datapath  Truth tables
Schematic diagram  Netlist
Layout  masks
What’s a Complex FSM?

There isn’t a formal definition of Complex Finite State Machine.
We can say that we need a Complex FSM when the simple FSM formalism or the RT-level approach are not powerful enough to describe the circuit we want to design.

Simple FSM formalism

The behavior of a simple FSM is specified using states in order to implement a Mealy or a Moore machine.
This formalism is very powerful for small designs, but it becomes too complex when dealing with complex designs.
For example, imagine the complexity of designing a system requiring a memory, a counter, a comparator, and a timer, just using Moore or Mealy states.
RT-level approach

Designing an RT-level circuit, means to connect together standard components (memories, registers, counters, etc...) in order to obtain a system that behaves as desired.

This approach is useful for simple designs involving standard functionalities, but it is very limited if we want to design custom circuits with not standard functionalities.

What's a Complex FSM?

A Complex FSM is a system including a Control Unit (designed as a FSM) and a Data Path (designed as an RT-level circuit) that are integrated together in order to implement complex functionalities.

The final description will include a structural (RTL) view of the Data Path + a logic-level specification of the Control Unit)
2.1 – Introduction to Complex FSMs Design

**CU vs DP**

<table>
<thead>
<tr>
<th>Control Unit</th>
<th>Data Path</th>
</tr>
</thead>
<tbody>
<tr>
<td>Modeled using FSM (finite state machine) model.</td>
<td>Modeled using RT-model.</td>
</tr>
<tr>
<td>Defines clock-based sequencing of actions in data path or external to the block</td>
<td>Defines both synch and async transformations of data moving through the block</td>
</tr>
</tbody>
</table>
Data Path (DP)

The Data Path is an interconnection of resources. RTL resources include:

- Functional resources (ALU, adder, multiplier, ...)
- Memory resources (register, RAM, ROM, ...)
- Interface resources (bus, steering logic, I/O pad, ...)

Data Path (DP)

- The DP is in charge of executing all the operations listed in the State Transition Graph of the Control Unit.
- Executions inside the DP are enabled by the Control Unit via proper Command Signals.
- Via proper Conditioning Signals, the DP returns the Control Units the information needed to evolve through states.
Data Path (DP)

- Data Path and Control Unit are synchronized using clock signals
- Benefits of synchronization:
  - Eliminate unpredictability of output behavior due to timing skew.
  - Create signal stability, as they must have stable values for certain period of time.
  - Better isolate signals from noise transients.
- Controller sequences operations in the data path.

Control Unit

- On the basis of the values of
  - Present state
  - Control Inputs
  - Conditioning signal provided by the DP
on each state it determines:
  - its next state
  - the set of Command Signals needed to enable the set of concurrent operations the DP has to perform on the next rising edge of the clock.
Automatic synthesis

• The system is described without partitioning CU and DP.
• The CAD software deals with the partitioning and the synthesis steps.
• Synthesis methodologies are different, according to the complexity of the target unit.
• Common tools: Synopsys, Cadence, Mentor, ...
• A license for a tool costs several tens of thousand of dollars
Manual synthesis

- Each Unit is synthesized independently.
- Synthesis methodologies are different, according to the complexity of the target unit.
- The Data Path is synthesized first.
- The Control Unit is synthesized later, to guarantee the Data Path performs the required operations.
Outline

• Introduction
• The concept of RT-state
• RT-state based synthesis
• Some examples
• The concept of macro RT-state.

Introduction

In targeting system level behavioral descriptions, it may be helpful resorting to the introduction of “states” the process evolves though.
Introduction (cont’d)

• In each state, hereinafter referred to as RT-state, the system can perform several complex concurrent RT level operations
• The evolution between states is triggered by the master clock signal.

RT-state

A new graphical representation formalism needs to be introduced.
2.1 – Introduction to Complex FSMs Design

**Representation formalism**

Each state looks like:

- State label
- Set of concurrent operations
- Next state

**Representation semantic**

The semantic is the following:
- when in the state, on the *next* rising edge of the master clock:
  - the set of concurrent operations will be executed concurrently
  - the next state entered.
Conditioning

The execution of some operations can be conditioned by the occurrence of some conditions:
### 2.1 – Introduction to Complex FSMs Design

**State label**

<table>
<thead>
<tr>
<th>Set of concurrent operations to be executed in anyhow</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>If cond_1</strong></td>
</tr>
<tr>
<td>Set of concurrent operations to be executed if cond_1 is true</td>
</tr>
</tbody>
</table>

| **If cond_2** | **else** |
| Set of concurrent operations to be executed if cond_2 is true | **If cond_3** | **else** |
Some practical implications

- In a given set of operations, each “memory” device (flip-flops, registers, counters, RAM cells, etc) must be assigned a new value just once:
Some practical implications

- In a given set of operations, each “memory” device (flip-flops, registers, counters, RAM cells, etc) must be assigned a new value just once:

\[
\ldots \\
A \leftarrow f( ) \\
\ldots \\
A \leftarrow g( ) \\
\ldots
\]

Warning !!

- All the operations listed in a given set must be executed concurrently and in just one clock cycle !!
Warning !!

- All the operations listed in a given set must be executed concurrently and in just one clock cycle !!

- The designer has to trade-off between the powerfulness of the operations and the complexity of the hardware actually needed to implement them

- Some operations may require complex hardware structures:
Some operations may require complex hardware structures:

\[
... \quad \text{RAM}(i) \leq f(\quad) \quad \text{...}
\]
\[
... \quad \text{RAM}(j) \leq g(\quad) \quad \text{...}
\]

requires the adoption of a dual port memory:

\[
\text{D}_\text{IN}_A \quad \text{D}_\text{IN}_B
\]
\[
\text{WR}_\text{EN}_A \quad \text{ADDR}_A \quad i
\]
\[
\text{WR}_\text{EN}_B \quad \text{ADDR}_B \quad j
\]
\[
\text{CLK}_A \quad \text{CLK}_B
\]
\[
\text{D}_\text{OUT}_A \quad \text{D}_\text{OUT}_B
\]

\[
... \quad \text{RAM}(i) \leq f(\quad) \quad \text{...}
\]
\[
... \quad \text{RAM}(j) \leq g(\quad) \quad \text{...}
\]
• Some operations cannot be accomplished in just a single clock cycle:

\[
\ldots
\]
\[
\text{RAM}(i) \leq f(\text{RAM}(j))
\]
\[
\ldots
\]
It should be slit into 2 states:

\[ \ldots \]

\[ \text{ACC} \leq \text{RAM}(j) \]

\[ \ldots \]

\[ \ldots \]

\[ \text{RAM}(i) \leq f(\text{ACC}) \]

\[ \ldots \]

Outline

- Introduction
- The concept of RT-state
- RT-state based synthesis
- Some examples
- The concept of macro RT-state.
Several design methodologies exist for RT-state based system descriptions. There are two main approaches:

- **VHDL-based**: it relies on the availability of a VHDL synthesis tool. It will not be covered in this course.
- **Purely manual**: it will be covered in this course.

**Outline**

- Introduction
- The concept of RT-state
- RT-state based synthesis
- Some examples
- The concept of macro RT-state.
Example: Mouse controller

A “Mouse controller” is to be designed. It has:

• A 1-bit data input KEY, asserted to ‘1’ by the mouse whenever the left key of the mouse itself is pressed
• A clock signal CLK, which acts as a proper sampling signal of KEY, i.e., the frequency of CLK is such that it never happens that two transitions of KEY occur within a same CLK cycle

Example: Mouse controller (cont’d)

• An output DOUBLE_CLICK, to be asserted to ‘1’ for 1 clock cycle whenever less than 6 clock cycles occur between two consecutive rising edges of the input KEY
• An output TWO_CLICKS, to be asserted to ‘1’ for 1 clock cycle whenever more than 6 and less than 12 clock cycles occur between two consecutive rising edges of the input KEY.
2.1 – Introduction to Complex FSMs Design

```
reset
WAIT_FOR_1ST_RISING_EDGE

reset
WAIT_FOR_1ST_RISING_EDGE
WAIT_FOR_2ND_RISING_EDGE
```
2.1 – Introduction to Complex FSMs Design

reset

WAIT_FOR_1ST_RISING_EDGE

WAIT_FOR_2ND_RISING_EDGE

reset

WAIT_FOR_1ST_RISING_EDGE

WAIT_FOR_2ND_RISING_EDGE
Operations to be performed when the Reset is asserted

```
timer <= 0
last_key <= '0'
two_clicks <= '0'
double_click <= '0'
```

WAIT_FOR_1ST_RISING_EDGE

```
last_key <= key
two_clicks <= '0'
double_click <= '0'
```

WAIT_FOR_1ST_RISING_EDGE
WAIT_FOR_1ST_RISING_EDGE

last_key <= key
two_clicks <= '0'
double_click <= '0'

If rising edge on key
[key = '1' and last_key = '0']

else

WAIT_FOR_2ND_RISING_EDGE

If rising edge on key
[timer ++]

[ key = '1' and last_key = '0' ]
2.1 – Introduction to Complex FSMs Design

WAIT_FOR_1ST_RISING_EDGE

- last_key <= key
- two_clicks <= '0'
- double_click <= '0'

If rising edge on key
[ key = '1' and last_key = '0' ]
else

- timer ++
- timer <= timer

WAIT_FOR_2ND_RISING_EDGE

- last_key <= key

2.1
2.1 – Introduction to Complex FSMs Design

WAIT_FOR_2ND_RISING_EDGE

last_key <= key

If rising edge on key
[ key = '1' and last_key = '0' ]
else

If timer < 6
else
2.1 – Introduction to Complex FSMs Design

WAIT_FOR_2ND_RISING_EDGE

\[
\text{last_key} \leftarrow \text{key}
\]

If rising edge on key
\[
\text{[ key = '1' and last_key = '0' ]}
\]

else

If \( \text{timer} < 6 \)

else

\[
\text{double_click} \leftarrow '1', \text{two_clicks} \leftarrow '1'
\]

WAIT_FOR_1ST_RISING_EDGE
2.1 – Introduction to Complex FSMs Design

WAIT_FOR_1ST_RISING_EDGE

last_key <= key

If rising edge on key
[ key = '1' and last_key = '0' ]
else

If timer < 6
else
If timer < 12
else
double_click <= '1'
two_clicks <= '1'
timer ++

WAIT_FOR_2ND_RISING_EDGE
Remarks

- The proposed solution requires much less states than a simple FSM
- The reason is that RT-states are more “powerful” in terms of expressiveness than STG-states (e.g., they can include conditions, counters, etc)

And the Data Path?

The Data Path has to be “extracted” from the RT-states
From the operations performed on the memory elements, we can choose the best RT component to use in the DP
2.1 – Introduction to Complex FSMs Design

WAIT_FOR_1ST_RISING_EDGE

- last_key <= key
- two_clicks <= '0'
- double_click <= '0'

If rising edge on key [ key = '1' and last_key = '0' ]

- timer ++

else

WAIT_FOR_2ND_RISING_EDGE

- last_key <= key

If rising edge on key [ key = '1' and last_key = '0' ]

- double_click <= '1'
- two_clicks <= '1'

If timer < 6

- else

- If timer < 12

- double_click <= '1'
- two_clicks <= '1'

- timer ++

else

WAIT_FOR_1ST_RISING_EDGE

- timer <= timer
And the Data Path?

In this case we will need:
- A counter
- Two comparators (<6 and <12)
- A register for the key signal
- A comparator between key and last_key

The Data Path
Example: sequence checker

On a serial transmission line X, bits are transmitted synchronously w.r.t. a clock signal CLK, one bit per clock cycle. The line is used to transmit sequences of 1's and sequences of 0's.

In particular, sequences may have any length, but all the sequences of 1’s must contain an odd # of 1’s, whereas all the sequences of 0’s must contain an even # of 0’s.

A circuit to be connected to the serial line is to be designed, such that its output ERR is asserted for one clock cycle whenever a transmission error has been detected.

Operations to be performed when the Reset is asserted

counter <= 0
err <= ‘0’

RECEIVE_0
2.1 – Introduction to Complex FSMs Design

**RECEIVE_0**

<table>
<thead>
<tr>
<th>If x='0'</th>
<th>else</th>
</tr>
</thead>
<tbody>
<tr>
<td>counter &lt;= ++</td>
<td></td>
</tr>
<tr>
<td>err &lt;= '0'</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>If counter = ODD</th>
<th>else</th>
</tr>
</thead>
<tbody>
<tr>
<td>err &lt;= '1'</td>
<td></td>
</tr>
<tr>
<td>err &lt;= '0'</td>
<td></td>
</tr>
</tbody>
</table>

**RECEIVE_1**

<table>
<thead>
<tr>
<th>If x='0'</th>
</tr>
</thead>
<tbody>
<tr>
<td>counter &lt;= 1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>If counter = EVEN</th>
<th>else</th>
</tr>
</thead>
<tbody>
<tr>
<td>err &lt;= '1'</td>
<td></td>
</tr>
<tr>
<td>err &lt;= '0'</td>
<td></td>
</tr>
</tbody>
</table>

**RECEIVE_0**

<table>
<thead>
<tr>
<th>If x='0'</th>
</tr>
</thead>
<tbody>
<tr>
<td>counter &lt;= ++</td>
</tr>
<tr>
<td>err &lt;= '0'</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>If counter = ODD</th>
<th>else</th>
</tr>
</thead>
<tbody>
<tr>
<td>err &lt;= '1'</td>
<td></td>
</tr>
<tr>
<td>err &lt;= '0'</td>
<td></td>
</tr>
</tbody>
</table>
**Data Path**

We need the following resources:
- A counter
In this case the only conditioning signal I need is an even/odd signal that tells me if the value of the counter is even or odd.

It is a simple T or D Flip-Flop, enabled by the CU!