Pipeline Hazards

or

Warning! Warning! Warning!

Data Hazards



ADD **R1**, R2, R3
SUB R4, R5, **R1**
AND R6, **R1**, R7
OR R8, **R1**, R9
XOR R10, **R1**, R11

Data Hazards



FIGURE 3.9 The use of the result of the ADD instruction in the next three instructions causes a hazard, since the register is not written until after those instructions read it.

Data Dependence

- Data hazards are caused by data dependences
- Data dependences, and thus data hazards, come in 3 flavors
  - RAW (read-after-write)
  - WAW (write-after-write)
  - WAR (write-after-read)

RAW Hazard

- later instruction tries to read an operand before earlier instruction writes it
- The dependence

  add **R1**, R2, R3
  sub R5, **R1**, R4

- The hazard

  add **R1**, R2, R3
  sub R5, **R1**, R4

- RAW hazard is extremely common

WAW Hazard

- later instruction tries to write an operand before earlier instruction writes it
- The dependence

  add **R1**, R2, R3
  sub **R1**, R2, R4

- The hazard

  lw **R1**, R2, R3
  sub **R1**, R2, R4



- WAW hazard is possible in a reasonable pipeline

WAR Hazard

- later instruction tries to write an operand before earlier instruction reads it
- The dependence

  add R1, **R2**, R3
  sub **R2**, R5, R4

- The hazard

  add R1, **R2**, R3
  sub **R2**, R5, R4

- WAR hazard is uncommon/impossible in a reasonable (in-order) pipeline

---

Dealing with Data Hazards through Forwarding



FIGURE 3.10 A set of instructions that depend on the ADD result use forwarding paths to avoid the data hazard.

Dealing with Data Hazards through Forwarding

AND R6, R4, R7 SUB R4, R1, R5 ADD R1, R2, R3



FIGURE 3.4 The datapath is pipelined by adding a set of registers, one between each pair of pipe stages.

Forwarding Options

- ADD -> ADD
- ADD -> LW
- ADD -> SW (2 operands)
- LW -> ADD
- LW -> LW
- LW -> SW (2 operands)

More Forwarding



FIGURE 3.11 Stores require an operand during MEM, and forwarding of that operand is shown here.

More Forwarding



FIGURE 3.12 The load instruction can bypass its results to the AND and OR instructions, but not to the SUB, since that would mean forwarding the result in "negative time."

Forwarding and Stalling



FIGURE 3.13 The load interlock causes a stall to be inserted at clock cycle 4, delaying the SUB instruction and those that follow by one cycle.

Example

ADD R1, R2, R3	IF	ID	EX	MEM	WB	
SW R1, 1000(R2)		IF	ID	EX	MEM	WB
LW R7, 2000(R2)						
ADD R5, R7, R1						
LW R8, 2004(R2)						
SW R7, 2008(R8)						
ADD R8, R8, R2						
LW R9, 1012(R8)						
SW R9, 1016(R8)						

Avoiding Pipeline Stalls

lw R1, 1000(R2)
lw R3, 2000(R2)
add R4, R1, R3
lw R1, 3000(R2)
add R6, R4, R1
sw R6, 1000(R2)

- this is a compiler technique called *instruction scheduling*.

How big a problem are these pipeline stalls?

- 13% of the loads in FP programs
- 25% of the loads in integer programs

Making Forwarding Work...

Detecting ALU Input Hazards



Detecting ALU Input Hazards

```
ALUop   R?, R?, R?
ALUop   R?, R?, R?
ALUop   R?, R?, R?
```

```
lw      R?, disp(R?)
ALUop   R?, R?, R?
ALUop   R?, R?, R?
```

```
ALUop   R?, R?, R?
lw/sw   R?, disp(R?)
lw/sw   R?, disp(R?)
```

Inserting Bubbles

- Set all control values in the EX/MEM register to zero (inserts a no-op instruction)
- Keep same values in the ID/EX register and IF/ID register
- Keep PC from incrementing

Adding Datapaths



FIGURE 3.20 Forwarding of results to the ALU requires the addition of three extra inputs on each ALU multiplexer and the addition of three paths to the new inputs.

Control Hazards

- Instructions are not only dependent on instructions that produce their operands, but also on all previous control flow (branch, jump) instructions that lead to that instruction.



add
add
bne
sub
and
beq

branch taken

and
sub

Branch Hazards



Branch	IF	ID	EX	MEM	WB				
I2		IF	ID	EX	MEM	WB			
I3			IF	ID	EX	MEM	WB		
I4				IF	ID	EX	MEM	WB	
correct instruction					IF	ID	EX	MEM	WB

Branch Stall Impact

- If CPI = 1, 30% branch, Stall 3 cycles => new CPI = 1.9!
- Two part solution:
  - Determine branch taken or not sooner, AND
  - Compute taken branch address earlier
- DLX branch tests if register = 0 or ≠ 0
- DLX Solution:
  - Move Zero test to ID/RF stage
  - Adder to calculate new PC in ID/RF stage
  - 1 clock cycle penalty for branch versus 3

New Datapath



FIGURE 3.22 The stall from branch hazards can be reduced by moving the zero test and branch target calculation into the ID phase of the pipeline.

Branch Hazards



What We Know About Branches

- more conditional branches than unconditional
- more forward than backward
- 67% of branches taken
- backward branches taken 80%

Four Branch Hazard Alternatives

#1: Stall until branch direction is clear

#2: Predict Branch Not Taken
  - Execute successor instructions in sequence
  - "Squash" instructions in pipeline if branch actually taken
  - Advantage of late pipeline state update
  - 33% DLX branches not taken on average
  - PC+4 already calculated, so use it to get next instruction

#3: Predict Branch Taken
  - 67% DLX branches taken on average
  - *But haven't calculated branch target address in DLX*
    - DLX still incurs 1 cycle branch penalty
    - Other machines: branch target known before outcome