cse.240b Parallel Computer Architecture - Spring 2014      |
Course GoalsThis class is designed to enable students to follow the latest developments in computer architecture, especially those related to parallel computer architecture. Although this is clearly useful for those who wish to do research in computer architecture, it is also useful for those who work in related areas or who have general interests. The class strives for these goals through four aspects:
|
     |
|
April 2 | The course forum is up! Make sure to sign up in order to receive important course details. Click here to join. You must give your name as your nickname, and enter in your UCSD email address in the information box. It may take a day or two for you to be comfirmed. |
April 2 | Yes, one analysis per paper! No analysis for textbook items UNLESS specified below. |
Final Grade | = | Proof of Reading | * |
|
Day | Due |
---|---|
Epoch I | Previous Friday, 11 p.m. |
Epoch II | Wednesday, 12:30 p.m. |
Day | Due |
---|---|
Wednesday | Previous Friday, 11 p.m. |
Wed, April 02 | Overview, Administrivia | ||
(Epoch 2) Wed, April 02 | |||
Wed, April 09 | Tech Trends | A Landscape of the New Dark Silicon Regime, Taylor, IEEE Micro 2013. Asanovic et al, "The landscape of parallel computing research: a view from berkeley", Tech Report UCB/EECS2006-183. Presenter: MBT | |
(Epoch 2) Wed, April 09 | Case Study: Raw, a Simple Parallel Machine | The Raw Microprocessor: A Computational Fabric for Software Circuits and General Purpose Programs Taylor et al, IEEE Micro March/April 2002. The Raw Specification, v 5.0, The Raw Specification, v 5.0. Presenter: MBT | |
Wed, April 16 | Cache Coherence I | Read "A Primer on Memory Consistency and Cache Coherence", Chap 1-4. Presenter: TBA | |
(Epoch 2) Wed, April 16 | Cache Coherence, Part II | Read "A Primer on Memory Consistency and Cache Coherence", Chapter 6-8. Presenter: TBA | |
Wed, April 23 | No class | Work on your paper. | |
(Epoch 2) Wed, April 23 | No class | Work on your paper. | |
Wed, April 30 | Data Parallel | H & P Chapter 4 (Data-Level Parallelism in Vector, SIMD and GPU). Presenter: TBA | |
(Epoch 2) Wed, April 30 | GPUs/CUDA & Tera | NVIDIA Tesla: A Unified Graphics and Computing Architecture Lindholm, et al. Micro, IEEE Mar 2008. Scalable Parallel Programming with CUDA. Nickolls et al. ACM Queue. 2008. TBD: AMD architecture reference and comparison TBD:Something on FERMI Presenter: TBA | |
Wed, May 07 | Data Center | Read H&P Chapter 6. Presenter: TBA | |
(Epoch 2) Wed, May 07 | Data Center II | Read Synthesis Lecture: "The Datacenter as a Computer" Second Ed. Presenter: TBA | |
Wed, May 14 | Heterogeneity | Conservation Cores, ASPLOS 2010, Venkatesh. The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future, IEEE Micro 2011, Goulding-Hotta. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction, MICRO 2003, Tullsen (Presenter: TBA) | |
(Epoch 2) Wed, May 14 | Heterogeneity II | ISCA 2010; Horowitz; Understanding Sources of Inefficiency in General-Purpose Chips The Convolution Engine, Horowitz, ISCA 2013. DySER: Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing, IEEE Micro 2012. (Presenter: TBA) | |
Wed, May 21 | Parallelizing Compilers | Read Synthesis Lecture on "Automatic Parallelization: An Overview of Fundamental Compiler Techniques", (Chapter 1-3. Presenter: TBA) | |
(Epoch 2) Wed, May 21 | Parallelizing Compilers II | (Chapter 4-7) Presenter: TBA | |
Wed, May 28 | On-Chip Networks | Reading: Pattern and Hennessey Appendix F Springer chapter; Access from campus Presenter: TBA | |
(Epoch 2) Wed, May 28 | FPGAs | Xilinx Series 7 Virtex-7 User Guide Hotchips Presentation Virtex-7 Memory Virtex-7 memory Presenter: TBA | |
Wed, June 04 | No Class | Work on your paper. | |
(Epoch 2) Wed, June 04 | No Class | Work on your paper. |