Follow this link for CSE140 Lab homepage



Announcements:

  • Finals Week schedule
  • Review session for chapter 6, Tuesday 6:00 pm to 7:00 pm, by Annemarie, in room 4301 APM
  • Review session for all the material, Thursday 6:00 pm to 7:00 pm, by Anjum, in room 4301 APM
  • Office hours - Monday 10:00 to 11:00 AM, Anjum Gupta, in AP&M 3337A
  • Office hours - Wednesday 9:30 to 11:00 AM, Annemarie, in AP&M 3349D

CSE 140 Winter 2003: (tue & thu 5pm Center 214)

Text: Principles of Digital Design, by Daniel D. Gajski, Prentice Hall, 1997. Available in the reserve section of the Undergraduate library.
Instructor: Alex Orailoglu, alex@cs.ucsd.edu
Office hours: Mon 11:00 - 12:00 PM, Tue 5:30 - 6:30 PM in AP&M 4840 (No Office Hours on June 2nd or June 3rd)
Lecture: Monday and Wednesday - 5:00 - 6:20 PM in Center 216

Teaching Assistants
Annemarie Dahm adahm@cs.ucsd.edu

Tues 3:00 - 4:00 PM
Wed 10:00 - 11:00 AM
AP&M 3337A

For Finals week, please check the finals week schedule.

 
Anjum Gupta a3gupta@cs.ucsd.edu

Mon 10:00 - 11:00 AM
Tues 1:00 - 2:00 PM
Wed 12:00 - 1:00 PM
AP&M 3349D


For Finals week, please check the finals week schedule.

Undergraduate Tutors
George Su gpsu@ucsd.edu

Mon 2:00 - 3:30 PM
Tues 4:15- 5:15PM
Wed 3:00 - 4:30 PM
AP&M 3349D

 
Yusuke Takebuchi dpblue@yifan.net

Mon 12:00 - 1:00 PM
Wed 1:00 - 3:00 PM
Fri 11:00 - 12:00 PM
AP&M 3349D


Phuonganh Luong p2luong@ucsd.edu Mon 3:30-4:30 PM APM 3349D.
Tue 9:30-11:00 AM APM 3349A.

Handouts:
Errata in the book:
  • Fig 2.10 part C: excess 1032 should be excess 1023.
  • Fig. 3.3: xi, yi -> si delay should be 7.6, NOT 7.2
  • Fig. 3.4 xi, yi -> ci+1 delay should be 3.2, NOT 4.2
  • Fig. 3.5 AOI 3-wide, 2-inputs, marked delay on the schematic should be 2.2 not 2.0 Consequently all 4.4 ns delay paths in summary should also be 4.6
  • Page 144, QM tables, subcubes (8,9) should be 1 0 0 _
    instead of _ 0 0 1. Similarly, subcubes 9,13 and 13,15 have the same mistakes of wrong placement of the dash.
NEW!!!
  • Table 5.2: The delays marked as x0,y0 are actually from any x,y input, the worst case delay actually comes from x3,y3 because the generate signal for the CLA block does not depend on the propagate signal of x0,y0.
  • Table 5.2: x0,y0 -> c8 delay should be 15.8, NOT 16.2
  • Table 5.2: x0,y0 -> c12 delay should be 16.6, NOT 17

Discussion Section: Fri 5:00 - 6:20 PM, Center 216
Attendance is required!

Homework:
Assignment Assigned Solutions Given
HW #1 4/7/03 4/11/03
HW #2 4/14/03 4/28/03
HW #3 4/25/03 5/04/03
HW #4 5/11/03  
Hw#5 5.2, 5.3, 5.6, 5.7ac, 5.10, 5.11, 5.13, 5.14, 5.17ab, 5.21, 5.23    
HW #6 6/02/03  

For Midterm 1, you are only responsible for knowing upto problem 3.3 from homework #2.

All homework solutions will be given out in the discussion section.


Evaluation:
Date % Avg Median S.D.
Pop Quizzes Unannounced 2% each
Midterm 1 April 21, 2003 24%      
Midterm 2 May 7, 2003 24%      
Midterm 3 May 28, 2003 24%      
Final June 13, 2003,
7:00 - 10:00 PM
36%      
Half of the students received the median score or better, and half received the median score or worse.