

Vasileios Kontorinis

8006 Regents Rd., Apt.202, San Diego, CA 92122 ♦ Tel: (858) 717-6899 ♦ E-mail: vkontori@cs.ucsd.edu

SUMMARY

Highly motivated Ph.D. with strong background in computer architecture and emphasis on energy efficient design seeks research and development position in high-tech industry. Team-oriented with excellent communication and problem solving skills.

EDUCATION

University of California, San Diego, CSE Department

Ph.D. (Sept. 2006 – Fall 2012) (Advisors: T.Rosing, D. Tullsen)

GPA: 3.92/4. Thesis: “Adaptive Architectures for Peak Power Management”

University of Patras, Greece, ECE Department

BS, Major Computer Science and Microelectronics (Sept. 2000 – Feb. 2006).

GPA: 8.81/10, Summa cum laude (Ranked 1st out of 250)

WORK EXPERIENCE

University of California, San Diego, Research Assistant (Sept 2006 – Fall 2012)

- Investigated battery-assisted peak power reduction for data centers and reduced total cost of ownership per server by 6.2% at no performance cost.
- Proposed resource sharing across 3D-stacked processor dies and improved performance by 9-41%.
- Implemented a dynamic framework that co-locates virtual machines with heterogeneous characteristics and boosts energy efficiency by 10-30%.
- Introduced a table-driven chip power management scheme that keeps portion of silicon constantly off and reduces peak power by 30% with minimal impact on performance.

University of California, San Diego, Teaching Assistant, (Winter 2008, Summer 2009, Fall 2009)

Classes: “Introduction to Computer Architecture”, “Computer Architecture Lab”.

Sun Microsystems, Inc. Software Engineer, Solaris OS kernel group. (Summer 2008)

In a group of two, modified Open-Solaris scheduler to incorporate feedback from performance counters, developed benchmarks to stress the pipeline and memory subsystem, conducted extensive testing. Work was partially incorporated into the commercial Solaris scheduler and was published in ISLPED’10.

Conexant Systems, Inc. Software Engineer, Embedded systems group (Summer 2007)

Wrote assembly and C code to execute programs directly from ARM1176 cache, set DDR memory in self-refresh mode and power off memory controller. Developed mini boot loader for testing. Work was incorporated in set top box product.

TECHNICAL SKILLS

Programming: C/C++, Python (proficient)
MATLAB, R, Java, Verilog, Hspice, Intel/ARM/MIPS assembly, Awk, Perl, Bash (competent)

Op. Systems: Unix, Linux, Windows

Source control: RCS, SVN, Mercurial, Git

Virtualization: Xen, VirtualBox, VMware

HONORS & AWARDS

- **Best Student Poster Award**, Multi-scale System Center, 2011
- **Jacobs Fellowship**, University of California, San Diego, Jacobs School of Engineering, 2006 – 2009.
- **Scholarship** for ranking in top 2% in class, I.K.Y. (National Scholarship Foundation), 2000 – 2005.
- **Award** for ranking 1st in class, I.K.Y. (National Scholarship Foundation), 2000 – 2003.
- **Scholarship** for excellent GPA (top 1% of all engineering schools), Technical Chamber of Greece 2001 – 2002.

PROFESSIONAL ACTIVITIES

- External Reviewer for IGCC 2010, TACO 2010, CF 2011, ISCA 2011.
- IEEE member.
- Board of European Students of Technology (B.E.S.T.) alumni.

MISC

Foreign languages: French (proficient), Greek (native)

PUBLICATIONS

- “Managing Distributed UPS Energy for Effective Power Capping in Data Centers”.
V. Kontorinis, L. Zhang, J. Sampson, H. Homayoun, E. Pettis, T. Rosing and D. Tullsen. (ISCA, 2012)
- “Hot Peripheral Thermal Management to Mitigate Cache Temperature Variation”.
H. Homayoun, M. Rabmatian, V. Kontorinis, S. Golsban and D. Tullsen. (ISQED, 2012)
- “Dynamically Heterogeneous Cores Through 3D Resource Pooling”.
H. Homayoun, V. Kontorinis, A. Shayan, T. Lin and D. Tullsen. (HPCA, 2012)
- “Themis: Energy Efficient Management of Heterogeneous Workloads in Data Centers”.
G. Dhiman, V. Kontorinis, R. Ayoub, C. Sadler, D. Tullsen and T. Rosing. (HPVC, 2012)
- “Online Workload Characterization for Efficient Scheduling on CMP systems”.
G. Dhiman, V. Kontorinis, E. Saxe, J. Chen, T. Rosing and D. Tullsen. (ISLPED, 2010)
- “Reducing Peak Power with a Table-Driven Adaptive Processor Core”.
V. Kontorinis, A. Shayan, R. Kumar and D. Tullsen. (MICRO, 2009)

References are available upon request.