LMgr: A Low-Memory Global Router with Dynamic Topology Update and Bending-Aware Optimum Path Search

Jingwei Lu  
Department of Computer Science and Engineering  
University of California, San Diego  
jlu@cs.ucsd.edu

Chiu-Wing Sham  
Department of Electronic and Information Engineering  
The Hong Kong Polytechnic University  
enewblue3@eie.polyu.edu.hk

Abstract—Global routing remains a fundamental physical design problem. We observe that large circuits cause high memory cost¹, and modern routers could not optimize the routing path of each two-pin subnet. In this paper, (1) we develop a dynamic topology update technique to improve routing quality (2) we improve the memory efficiency with negligible performance overhead (3) we prove the non-optimality of traditional maze routing algorithm (4) we develop a novel routing algorithm and prove that it is optimum (5) we design a new global router, LMgr, which integrates all the above techniques. The experimental results on the ISPD 2008 benchmark suite show that LMgr could outperform NTHU2.0, NTUgr, FastRoute3.0 and FGR1.1 on solution quality in 13 out of 16 benchmarks and peak memory cost in 15 out of 16 benchmarks, the average memory reduction over all the benchmarks is up to 77%.

I. INTRODUCTION


Among all the above IRR-based routing techniques, two critical problems are usually ignored (1) memory overhead is not negligible at billion-scale design complexity. Modern routers usually record the net usage of each global edge (gedge) in memory, in order to avoid routing-path overlap. When a gedge track is used or released during rip-up and re-routing, its net-usage record is updated accordingly. Such memory overhead could degrade routing efficiency due to conflict cache miss, memory thrashing or page faults. Moreover, gedge net-usage checking could also consume lots of time. (2) Maze routing is widely used in modern routers to generate the optimum routing path for each two-pin subnet. Dijkstra’s algorithm [9] generates the shortest path for a general graph, which is later modified by Lee [12] for maze routing problem. Most modern global routers employ Lee’s algorithm to output the minimum-cost routing path for each two-pin subnet. However, we find that this algorithm is not optimum in terms of a bending-aware routing cost function, which is used in many modern global routers [4], [16], [19].

In this paper, we analyze the above two problems and propose our solutions. Our major contributions are listed as follows.

- We develop a dynamic RSMT topology update technique, which enhances routing flexibility and improves routing congestion and wirelength.
- We develop a new technique to utilize routing information in a more efficient manner. Net usage record stored on gedges will be removed, which reduces memory cost.
- We prove the non-optimality of Lee’s algorithm in terms of the normal routing cost function, which is widely used in many global routers.
- We develop a bending-aware optimum path search algorithm for maze routing and prove its optimality.
- We integrate all the above techniques into a new global router, LMgr, which is based on the IRR structure. We validate our innovations through experiments to measure the routing quality and memory cost. The results show that our approach is good both in theory and practice.

The rest of the paper is organized as follows. Section II introduces the problem formulation of global routing and provides with high-level analysis. Section III discusses our approach for the dynamic RSMT topology update and the reduction of memory cost. In Section IV, we prove the non-optimality of the traditional maze routing algorithm, and propose a novel algorithm with proof on its optimality. In Section V, we present an overview of LMgr. The experimental results are shown and discussed in Section VI. We reach our conclusion in Section VII.

Fig. 1. (a) The chip is decomposed into rectangular regions, each rectangle represents a gcell. (b) The decomposed chip is formulated as a grid graph, each vertex represents a gcell, each edge represents a gedge consists of routing tracks between adjacent gcells.
TABLE I
NOTATIONS.

<table>
<thead>
<tr>
<th>Notations</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$v_i$</td>
<td>The $i$th vertex of a net.</td>
</tr>
<tr>
<td>$s_{i,j}$</td>
<td>The two-pin subnet connecting $v_i$ and $v_j$.</td>
</tr>
<tr>
<td>$g_{src}/g_{sink}$</td>
<td>The source / sink gcell of a routing path.</td>
</tr>
<tr>
<td>$e_{src}/e_{sink}$</td>
<td>The source / sink gedge of a routing path.</td>
</tr>
<tr>
<td>$g_i$</td>
<td>The $i$th gcell in the grid.</td>
</tr>
<tr>
<td>$e_{i,j}$</td>
<td>The gedge connecting $g_i$ and $g_j$.</td>
</tr>
<tr>
<td>$c_{cong}$</td>
<td>The congestion cost of the gedge $e_{i,j}$.</td>
</tr>
<tr>
<td>$c_{wire}$</td>
<td>The wirelength cost of the gedge $e_{i,j}$.</td>
</tr>
<tr>
<td>$c_{func}$</td>
<td>The history factor of cost function $e_{i,j}$.</td>
</tr>
<tr>
<td>$c_{nd}$</td>
<td>The total cost of $e_{i,j}$.</td>
</tr>
<tr>
<td>$c_{bd}$</td>
<td>The cost of a unit bending.</td>
</tr>
<tr>
<td>$C_i$</td>
<td>The minimum cost from $g_{src}$ to $g_i$.</td>
</tr>
<tr>
<td>$C_{i,j}$</td>
<td>The minimum cost from $e_{src}$ to $e_{i,j}$.</td>
</tr>
<tr>
<td>$r_i$</td>
<td>The optimum path from $g_{src}$ to $g_i$.</td>
</tr>
</tbody>
</table>

II. PROBLEM FORMULATION

We have the descriptions of all the notations shown in Table I. An over-the-cell global routing instance is commonly formulated as a grid graph. As Figure 1(a) shows, we uniformly decompose the chip into rectangular regions, these small rectangles are usually treated as global cells (gcells). Every pin of the design is mapped to a gcell which encloses it. As Figure 1(b) shows, each grid represents a gcell and every pair of adjacent gcells are connected by a gedge. We use $G = (V, E)$ to represent the entire grid graph, where $V$ and $E$ denote the sets of all the gcells and gedges, respectively. Let $g_i$ denote the $i$th gcell, $e_{i,j}$ denote the gedge connecting $g_i$ and $g_j$. $cap_{i,j}$ and $dem_{i,j}$ represent the capacity and the routing demand on $e_{i,j}$. For each $e_{i,j}$, if we have $dem_{i,j} > cap_{i,j}$, there is a capacity violation and we define the routing demand overlap as $dem_{i,j} - cap_{i,j}$. A net $n$ is a hyperedge connecting all its gcells, each of which encloses at least one pin of $n$. These gcells need to be routed during global routing. The major optimization objective is to minimize the total number of capacity violations (total overflow). Among zero-overflow routing solutions, the total wirelength and routing turnaround are considered as secondary optimization metrics.

III. DYNAMIC TOPOLOGY UPDATING WITH IMPROVED MEMORY EFFICIENCY

By definition of most modern routers, a net $n$ is a hyperedge connecting several gcells (vertices). IRR-based routers usually decompose $n$ into a set of two-pin subnets based on its RSMT topology. In each iteration, they rip-up each congested subnet ($s$) and re-route it with reduced capacity violations. However, from our implementation and experiments, we observe that there are two problems among all the modern IRR-based routing algorithms.

A. Problems of Prior Routing Techniques

How to Maintain RSMT Topologies...During each IRR iteration, maze routing will corrupt the RSMT topologies by reassigning routing paths for congested two-pin subnets. As a result, routers have to repair those corrupted RSMT topologies at the end of each iteration. As we will discuss later, corrupted topologies will restrict routing flexibilities\(^2\). This induces overhead on congestion and wirelength, which degrades the routing quality and efficiency.

How to Avoid Routing Overlaps...Modern routers record the net usage on each gedge in memory. Suppose that a two-pin subnet $s$ of net $n$ is being re-routed on a gedge $e$. To avoid routing overlap, the router will check whether $n$ is using $e$ on other subnets of it.

- $e$ is used by another subnet $s'$ of $n$. $s$ could share $e$ with $s'$ with no additional cost.
- $e$ is not used by any other subnet of $n$. To route $s$ on $e$ will add the cost of $e$ to the total routing cost of $s$.

Routers could avoid routing overlaps by applying the above method. However, to search $n$ in the userlist of $e$ (overlap checking) induces time and memory cost, which challenges system memory capacity (large routing grid) and degrades routing efficiency (searching $n$ on $e$).

B. Our Low-Memory Solution

To solve the problem of topology corruption, we develop a technique to detect and repair the topology corruption on-the-fly by dynamically relocating Steiner points. After $s$ is re-routed, our approach will efficiently remove redundant Steiner points and insert new Steiner points. Additionally, our approach could improve the memory efficiency. Before rip-up and re-routing $s$, the router need to remove the routing demands on all the gedges along the routing path of $s$. Such routing-path information must be stored in memory, and we find that it is “equivalent” to the record of net usage on gedges. We deduplicate such information overlap by cutting off the memory cost on the latter one, using a graph coloring algorithm Notice that we reduce the memory cost by removing the storage of user-list on each gedge, i.e., the indexes of nets routing on that gedge. However, the amount of routing demands is still saved on each gedge (as a single number), which consumes negligible memory. We discuss our techniques in detail by the following two algorithms.

Algorithm 1 LowMemRoute($s, n, c_{net}, c_{txt}$)

1. $\begin{align*}
(\bar{S}_1, \bar{S}_2) &= \text{ RIPUp}(s, n) \\
\text{ for all } s_i \in \bar{S}_1 \cup \bar{S}_2 \text{ do} \end{align*}$
2. $\begin{align*}
\text{ for all } g_i \in s_i \text{ and } e_{i,j} \in s_i \text{ do} \end{align*}$
3. $\begin{align*}
g_i\_ncolor &= c_{net}, g_i\_subnet = s_i, e_{i,j}\_ncolor = c_{net} \\
\text{ end for} \\
s_i\_vtx1\_grid\_vcolor &= c_{txt} \\
s_i\_vtx2\_grid\_vcolor &= c_{txt} \\
\text{ end for} \\
(\bar{g}_1', \bar{g}_2', s') &= \text{ OptMaze}(s_i\_vtx1\_grid, s_i\_vtx2\_grid, c_{net}) \\
\bar{v}_1' &= \text{ PostRoute}(s_i\_vtx1, \bar{g}_1') \\
\bar{v}_2' &= \text{ PostRoute}(s_i\_vtx2, \bar{g}_2') \\
\text{ VertexConnect}(\bar{v}_1', \bar{v}_2', s')
\end{align*}$

Design of Algorithm...Our low-memory maze routing algorithm is illustrated in Algorithm 1. Each two-pin subnet $s$ has two vertexes, $s\_vtx1$ and $s\_vtx2$, respectively. The gcell of each vertex $v$ is denoted by $v\_grid$. Each gcell $g$ has three variables.

- $g\_ncolor$ denotes whether it is being used by the current net $n$.
- $g\_vcolor$ denotes whether a vertex of $n$ is at $g$.
- $g\_subnet$ denotes by which subnet is $g$ being used.

A two-pin subnet $s$ of net $n$ will be re-routed as follows. At the beginning (line 1), we rip-up $s$ by removing it from $n$ and cleaning its usage of resources. This will generate two disconnected multi-pin subnets, $S_1$ and $S_2$, and $n = \{S_1, S_2, s\}$. For every two-pin subnet $s_i$ of $S_1$ or $S_2$, we colorize its gcells with $g\_ncolor = c_{net}$, and set the subnet index of its gcells by $g\_subnet = s_i$, as line 4 shows. If a gcell is being used by a vertex of $n$, we colorize it by $g\_vcolor = c_{txt}$ (lines 6-7). Then we invoke an optimum maze router (line 9) to route $g_1$ and $g_2$, which returns a new subnet $s'$ with ending gcells.

---

\(^2\)Routing flexibility refers to the number of routing choices to select.
We invoke PostRoute to repair the topology of $g$ by relocating vertexes of $v'$ and connecting them together.

The definition of PostRoute is shown in Algorithm 2. Here $v$ is the original vertex while $g$ is the new gcell. We first check if $g$ should be removed, as shown at line 1.

- $v$ is a Steiner point by checking $v.flg = \text{STN}$.
- $v$'s degree of incidence is less than or equal to two.
- $v$ is not overlapped with the new gcell ($g$).

If all these three conditions are satisfied, we remove $v$ and connect its two neighbors (merging the two two-pin subnets), as shown at lines 3-6. Then we check if we need to add a new vertex for $n$ at $g$. If $g$ is not overlapped with any current vertexes (line 8), we decompose its two-pin net $(g.ssubnet)$ and create a new vertex $v'$ on it, then connect $v'$ with the two vertexes of $g.ssubnet$. Otherwise, we return the vertex overlapped with $g$, as shown at lines 15-19.

**Algorithm 2 PostRoute**

1: if $v.deg \leq 2 \& v.flg = \text{STN} \& v.grid = g$ then
2:     $s = \text{SubnetMerge}(v.ssubnet, v.ssubnet)$
3:     $\text{SubnetRemove}(v.snbr[0], v.ssubnet)$
4:     $\text{SubnetRemove}(v.snbr[1], v.ssubnet)$
5:     $\text{VertexConnect}(v.snbr[0], v.snbr[1], s)$
6:     $\text{VertexRemove}(v)$
7: end if
8: if $g.vcolor = c_{stx}$ then
9:     $(s_1, s_2) = \text{SubnetDecomp}(g.ssubnet)$
10:    $v' = \text{VertexCreate}()$
11:    $\text{VertexConnect}(g.ssubnet.vtx1, v', s_1)$
12:    $\text{VertexConnect}(g.ssubnet.vtx2, v', s_2)$
13:    return $v'$
14: else
15: if $g.ssubnet.vtx1.grid = g$ then
16:     return $g.ssubnet.vtx1.grid$
17: else
18:     return $g.ssubnet.vtx2.grid$
19: end if
20: end if

**Illustration of Algorithm.** We use an example shown in Figure 2 to illustrate our ideas. Here darker region denotes higher congestion, vice versa. Net $n$ have eight vertexes, where six of them are pins and the other two are Steiner points. Suppose that the subnet $s_{1,6}$ will be rip-up and re-routed in the current iteration. After removing $s_{1,6}$, $n$ is decomposed into two subnets, a source subnet $S_1 = \{v_0, v_1, v_2\}$ and a sink subnet $S_2 = \{v_3, \ldots, v_7\}$. Then we colorize all the gcells in $S_1$ and $S_2$ with proper net and vertex colors.

Figure 2(a) shows the traditional approach. After re-routing $s_{1,6}$ using green wires, $s_{1,2}$ and $s_{1,6}$ will share part of their routing paths, as shown by the three gedges in both green and black on the upper half of the second subfigure. Since there is still one gedge in dark (congested) region, $s_{1,2}$ will be re-routed in the next step. However, the routing flexibility of $s_{1,2}$ is restricted. The router could not remove any of the three shared gedges, otherwise $s_{1,6}$ will get disconnected again. The maze router will treat the shared gedges as zero-cost gedges, it tends to route on them to reduce routing cost. As a result, the congestion on $s_{1,2}$ could not be removed, as the routing flexibility is restricted due to the re-routing of other subnets.

Figure 2(b) shows our new approach with dynamic topology update. After re-routing $s_{1,6}$, the router detects that $v_6$ is an redundant Steiner point and removes it immediately. Meanwhile, it identifies a new insertion of Steiner point at $v'_6$, as the figure shows. The original two subnets $s_{4,6}$ and $s_{6,7}$ are merged together into $s_{4,7}$, while $s_{1,2}$ is decomposed into two new subnets, $s_{1,6'}$ and $s_{2,6'}$, respectively. Notice that no gedge is being shared by two or more subnets, and the router removes the remaining congestion by re-routing $s_{1,6'}$ instead of $s_{1,2}$. The routing flexibility in our approach is higher due to more choices. Therefore, our approach of dynamic topology update is more efficient than traditional approaches.

**Analysis of Complexity.** Assume the size (wirelength) of $n$ is $N$. In Algorithm 1, between lines 2-8 (before OptMaze) we traverse all the gcells used by $n$, thus consume $O(N)$ time. In Algorithm 2, it is obvious that each operation will only take $O(N)$ computation time because the total complexity is still $O(N)$. As the maze router OptMaze usually consumes $O(N^2)$ time, the overhead of our topology adjustment is negligible.

**Improvement of Memory Cost and Routing Efficiency.** Our approach will not record net usage of each gedge in the memory. By gcell and gedge colorization, the maze router will find each gedges tagged with the objective color, and use it with zero cost. In our experiments at Section VI-B, we monitor the peak memory usage of different routers under the same platform, and it shows that LMGr consumes the least memory. Besides, our approach could improve the routing efficiency of the maze router. Traditional approaches require $O(\log N)$ time to check if the gedge is being used by some net, where $N$ is the number of nets on gedge. Some approaches use hash table [4] to further reduce the complexity of per-net-gedge checking to $O(1)$. However, as we usually have $k \gg 1$, such constant overhead due to the hash-table operation will still become a problem. By our approach, the complexity of net usage checking is reduced to exactly one operation, i.e., to compare the net color of each gedge with the target net color. Therefore, the total runtime of maze routing is reduced from $O(N^2 \log N)$ or $k \times N^2$ to exactly $N^2$.

**IV. Optimality of the Two-Pin Subnet Maze Routing Algorithm**

Extra usage of inter-metal-layer connections (vias) usually introduces severe chip-level problems of timing, power and routability. In modern global routers, in order to simplify the optimization, the multi-layer instance is usually mapped to and routed on only one layer, via reduction can be achieved by minimizing total number of bendings along the routing path. Many modern routers [4], [16], [19] introduce an additive factor for via (bending) cost to the cost function. They use Lee’s algorithm [12] to generate the “optimum” routing path for each two-pin subnet with “minimum” routing cost. However, from experiments we observe that such approach usually outputs suboptimum routing solution. In Section IV-B, we show that Lee’s algorithm could not minimize the routing cost. We develop a novel maze router in Section IV-C and prove that the algorithm is optimum.

**A. Problem Definition.**

We define the two-pin subnet routing optimization problem as follows, it is based on a routing solution (choice) and the cost function. For arbitrary source gcell $g_{src}$, a routing choice $r_i$ denotes a path connecting $g_{src}$ with gcell $g_i$.

**Definition 1.** A routing choice $r_i$ is defined as the union of all the gedges on the path from $g_{src}$ to $g_i$.

Notice that here the gedges are directed. For simplicity, we assume that there is no cycle in $r_i$. We define $\text{dir}(e_{i,j})$ (the direction of gedge
\[ e_{i,j} \] as follows.

\[
\text{dir}(e) = \begin{cases} 
1 & : e \text{ is horizontal} \\
0 & : e \text{ is vertical} 
\end{cases}
\] (1)

Notice that \( e_{i,j} \) is the outgoing \textit{gedge} from \( g_i \) and the incoming \textit{gedge} to \( g_j \). \( g_i \) and \( g_j \) are the starting and ending \textit{gcells} of \( e_{i,j} \), respectively. Every \textit{gcell} on \( r_i \) has exactly one incoming \textit{gedge} and one outgoing \textit{gedge}, except for \( g_{src} \) with only one outgoing \textit{gedge} and \( g_i \) with only one incoming \textit{gedge}. For any pair of two \textit{gedges} \( e' \) and \( e'' \), we use a new function \textit{IsBend}(\( e', e'' \)) to check whether there is a bending at their intersection \textit{gedge}.

\[
\text{IsBend}(e', e'') = \begin{cases} 
1 & : e' \text{ abuts } e'' \text{ & dir}(e') \neq \text{dir}(e'') \\
0 & : \text{otherwise} 
\end{cases}
\] (2)

To satisfy the design requirements, the routing cost of a \textit{gedge} should include congestion, wirelength and bending. As a bending is not uniquely dependent on one \textit{gedge}, we define the total cost of a single \textit{gedge} \( e_{i,j} \) as

\[
c_{i,j} = c_{i,j}^{\text{cong}} + c_{i,j}^{\text{len}}
\] (3)

Here \( c_{i,j}^{\text{cong}} \) and \( c_{i,j}^{\text{len}} \) are the congestion cost and wirelength cost of \textit{gedge} \( e_{i,j} \), respectively. Based on all above definitions, the cost function of a routing choice is defined as below.

**Definition 2.** The total cost of a routing choice \( r_i \) is

\[
C_i = \sum_{e_{u,v} \in r_i} c_{u,v} + \sum_{e', e'' \in ee} \text{IsBend}(e', e'')
\] (4)

From above we can see that the routing cost is formulated as a weighted sum of congestion, wirelength and bending cost. This conforms with most modern global routers [4], [16], [19].

**B. Non-Optimality of Lee’s Algorithm on Maze Routing**

Based on the cost function in Definition 2, traditional global routers use Lee’s maze routing algorithm to generate solution with “minimum” cost. However, we observe that in practice this approach unexpectedly outputs suboptimum solutions. Here we analyze and prove that Lee’s algorithm is not optimum.

**Theorem 1.** \( \forall g_i \in V, \) Lee’s algorithm could not minimize \( C_i \).

**Proof:** A counter example is illustrated in Figure 3. There are four \textit{gcells} \((g_0, \ldots, g_3)\) together with three \textit{gedges} \((e_{0,2}, e_{1,2}, e_{2,3})\).

Suppose that the optimum solutions \( r_0 \) and \( r_1 \) have been determined with \( C_0 = C_1 \), while \( r_2 \) and \( r_3 \) are still unknown. There are two candidate solutions for \( r_2 \), \( r_0^2 \) and \( r_1^2 \), as shown below.

\[
r_2 = \begin{cases} 
0^2 = r_0 \cup \{e_{0,2}\} & \text{with } C_0^2 = C_0 + c_{0,2} \\
1^2 = r_1 \cup \{e_{1,2}\} & \text{with } C_1^2 = C_1 + c_{1,2}
\end{cases}
\] (5)

Here \( c_{\text{end}} \) denotes the cost of a unit bending, which is specified in advance based on various design concerns (cost, timing, power, etc.). Suppose \( C_0^2 < C_0 < C_1^2 + c_{\text{end}} \), we have \( r_2 = r_1^2 = r_1 \cup \{e_{1,2}\} \).

Notice that in this scenario, we have the special inequality condition \( C_0^2 - C_1^2 < c_{\text{end}} \) i.e., the cost of the optimum solutions for \( g_0 \) and \( g_1 \) differs within one unit of bending cost\(^3\). In the next step, the optimum solution for \( r_3 \) is determined as below.

\[
r_3 = r_1 \cup \{e_{1,2}, e_{2,3}\} \ , \ C_3 = C_1 + c_{1,2} + c_{2,3} + c_{\text{end}}
\] (6)

However, there is still another routing choice \( r_3' \).

\[
r_3' = r_0 \cup \{e_{0,2}, e_{2,3}\} \ , \ C_3' = C_0 + c_{0,2} + c_{2,3}
\] (7)

Based on our earlier assumption, we have

\[
C_0^2 < C_1^2 + c_{\text{end}} \Rightarrow C_3' < C_3 \Rightarrow r_3 \text{ is not optimum}
\] (8)

Since \( r_3' \) has smaller routing cost than that of \( r_3 \), we prove that the routing solution of \( r_3 \) is not optimum.

**C. Our Optimum Approach**

We develop a novel maze algorithm which could always generate the optimum routing solution. Compared to the \textit{gcell} expansion

\(^3\) As we observe from experiments, such inequality conditions will hold under many routing cases.
Theorem 2. \( \forall g_i \in V, \) our algorithm always minimizes \( C_i. \)

Proof: For every \( g_i \) in the grid, the optimum routing solution of it must be the union of itself and the optimum solution of one of its six adjacent \( gedges. \) Notice that of these six \( gedges, \) two of them are aligned to \( e \) while the other four are perpendicular to \( e. \) Assume that \( flg(e) = \text{nopt} \) and \( e' = \text{extract min}(q) \) is adjacent to \( e. \) There could be two cases for the combination of \( (e, e') \) as below.

- **Aligned**...If they are aligned, the routing cost is \( C_e = C_{e'} + c_e \) and it must be the minimum for \( e, \) since all subsequent \( gedges \) output by \( q \) will have larger cost than \( C_{e'}. \) Therefore \( r_e = r_{e'} \cup \{ e \} \) is the optimum solution.

- **Perpendicular**...If they are perpendicular, we have
  \[ \text{IsBend}(e, e') = 1 \text{ and } C_e = C_{e'} + c_e + c_{\text{end}}. \]
  Here \( C_e \) is not necessarily the minimum cost, as there might be better solution using aligned \( gedges \) thus no bending introduced. Therefore \( r_e = r_{e'} \cup \{ e \} \) is a sub-optimum solution.

If \( flg(e) = \text{sopt} \) for \( e \) there is a sub-optimum solution \( r^0_e. \) Later the queue outputs another \( gedge \) aligned to \( e, \) let \( r^1_e \) denote the new solution. The optimum solution is determined to be the one with the smaller cost, \( r_e = \min(r^0_e, r^1_e). \) As subsequent \( gedges \) output from the queue will have higher cost, \( r_e \) is optimum for \( e. \) As a result, our algorithm could always generate the optimum routing solution for all the \( gedges \) in the grid, thus the solution to \( e_{\text{snk}} \) is also optimum.

### Algorithm 3 OptMaze\((e_{\text{src}}, e_{\text{snk}})\)

**Require:** empty priority queue \( q \)

1. \( \text{insert}(e_{\text{src}}, q) \)
2. while \((e_{i,j} = \text{extract min}(q)) \neq \text{NULL} \) do
3. \( \text{if } e_{i,j} == e_{\text{snk}} \) then
4. \( \text{return } r_{\text{snk}} \)
5. \( \text{end if} \)
6. for all \( e_{j,k} \in \{ e_{j,k1}, e_{j,k2}, e_{j,k3} \} \) do
7. if \( flg(e_{j,k}) == \text{sopt} \) then
8. \( \text{if } e_{j,k} \text{ aligns to } e_{i,j} \text{ then} \)
9. \( C_{j,k} = C_{i,j} + c_{j,k}, \quad r_{j,k} = r_{i,j} \cup \{ e_{j,k} \} \)
10. \( \text{end if} \)
11. \( flg(e_{j,k}) = \text{opt}, \text{ insert}(e_{j,k}, q) \)
12. \( \text{end if} \)
13. else if \( flg(e_{j,k}) == \text{naopt} \) then
14. \( C_{j,k} = C_{i,j} + c_{j,k}, \quad r_{j,k} = r_{i,j} \cup \{ e_{j,k} \} \)
15. \( \text{if } e_{j,k} \text{ aligns to } e_{i,j} \text{ then} \)
16. \( flg(e_{j,k}) = \text{opt}, \text{ insert}(e_{j,k}, q) \)
17. \( \text{else} \)
18. \( flg(e_{j,k}) = \text{sopt}, C_{j,k} = C_{j,k} + c_{\text{end}} \)
19. \( \text{end if} \)
20. \( \text{end if} \)
21. \( \text{end for} \)
22. \( \text{end while} \)
only constant time, the overall complexity of our algorithm is \(O(E |\log E|)\). In spite of the same order of complexity with Lee’s algorithm, however, our algorithm slows down the router in practice. This is because the number of \(mgedge\)s are roughly twice the number of \(mcells\) in a global routing instance. As a result, we use a hybrid approach combining the two algorithms. When the objective two-pin net has few bendings, Lee’s approach is invoked to quickly generate a sub-optimum solution. Otherwise, when it suffers from large amount of vias (bendings), our approach is invoked to generate the optimum solution in a slightly slower pace.

V. OVERVIEW OF LMGR

Besides the three major innovations as we discuss in previous sections, there are also other minor enhancements in our routing engine. Here we briefly introduce the flow of LMGR. It includes 2D global routing and 3D layer assignment. Our work only focuses on 2D global routing. LMGR first converts the 3D routing problem into a 2D problem by accumulating resources from multiple metal layers onto a single layer. Then it routes all the nets and generates a 2D solution. After that, LMGR invokes the layer assigner from [8] to generate the 3D solution, with all the net topologies unchanged. Our 2D routing approach can be generally divided into two major stages as discussed below.

Pattern-based routing and re-routing...We use FLUTE [7] to generate RSMT topology of each net and decompose them into two-pin subnets. We sort all the subnets in an ordering of ascending bounding-box sizes, and sequentially route them using L-shape pattern [11]. After all the nets have been routed, those congested subnets (with at least one overflowed \(mgedge\) on its routing path) are re-routed using L-shape pattern again. When solution converges or we reach the maximum number of iterations (\(M_L\)), we route the congested subnets using monotonic pattern [19], to enrich the routing flexibility and remove remaining congestion. The re-routing stops when the maximum iteration number (\(M_M\)) is reached. In practice, we set both \(M_L\) and \(M_M\) to be 5. Our basic cost function used in pattern routing is similar to that of FastRoute3.0 [19]. The cost \(c_{i,j}\) of an arbitrary \(mgedge\) \(e_{i,j}\) is defined as below. In practice we set \(a\) and \(k\) to be \(-0.3\) and \(5.0\).

\[
c_{i,j} = 1.0 + \frac{a}{1.0 + \exp(k \times (dem_{i,j} + 1 - cap_{i,j}))}
\]  

Maze-based iterative rip-up and re-routing...After pattern-based routing and re-routing, we invoke our maze router to further minimize the remaining capacity violations. It comprises three substeps.

- **Congestion- and wirelength-driven** maze routing, in order to remove remaining congestion without too much penalty on wirelength. After the maximum number of iterations is exceeded, routing cost will be amplified based on the congestion history of each \(mgedge\). If a \(mgedge\) has been congested during the recent iterations, the router will enhance its aggressiveness, vice versa. The new cost function of \(c_{i,j}\) is defined to be the above basic function multiplied by a history factor \(h_{i,j}\). Assume that \(c_{i,j}\) has been congested for \(m\) iterations in history, the current iteration is \(t\), we define \(h_{i,j}(m, t)\) as below.

\[
h_{i,j}(m, t) = \begin{cases} 
\frac{m}{2 \times 0.5^t} & : \text{mild aggressiveness} \\
\left(\frac{m}{2 \times 0.5^t + 2} \right)^2 & : \text{medium aggressiveness} \\
\frac{m}{2 \times 0.5^t + 2} & : \text{high aggressiveness}
\end{cases}
\]

- **Congestion-driven** maze routing, where the routing cost is set to one if the objective \(mgedge\) is congested and zero otherwise. When a predefined overflow threshold is met or a timeout event is signaled, routing will be terminated at a solution with minimized congestion. Here the routing aggressiveness is set to be the highest.

VI. EXPERIMENTS AND RESULTS

We implement LMGR using C programming and execute it on a Linux operating system with Intel Xeon Quad Core 1.6GHz CPU and 16GB memory. We use the benchmark suite in [15] for our experiments, which is firstly published in the ISPD 2008 Global Routing Contest [2]. As announced in [15], the routing benchmark suite is based on the solutions to the previous placement benchmarks in [14], which preserves the physical structure of real ASIC designs. All the placement solutions are generated by publicly available academic placers, based on which a global routing graph is constructed in terms of the supplied routing resources.

We use the evaluation policy in [2], a common criterion widely used in modern global routing works, to rank the performance of different routers in our experiments. We compare the performance of LMGR with four academic routers: NTHU2.0 [4], NTUgr [5], FastRoute3.0 [19] and FGR1.1 [16]. For fair performance comparison and evaluation, we applied and obtained the source code or binary of each router, then compiled and launched them locally on our machine. Notice that all these are flat routers using the IRR structure. There are also other leading-edge routers, e.g., CGRGP [17] and MGR [18], which uses ILP structure or multi-level expansion. As our algorithm could not apply to such conditions, we do not include them in the performance comparison.

The binary of FGR1.1 (we obtained) follows the ISPD07 contest rules, which may cause negative effect on its solution quality in terms of ISPD08 evaluation policy. For a fair comparison, we only record its peak memory from our experiments, while have its routing quality numbers come from the published contest results [2]. Notice that the computing platform used in [2] is AMD Opteron 8220 2.8GHz with 8 CPUs and more than 16GB memory, which is more powerful compared to ours. In our experiments, NTHU2.0 could out finish routing newblue5 in reasonable time, thus we set its command-line options to be ‘-p2-max-iteration=10 -p3-max-iteration=3’ to reduce the turnaround and obtain its routing solution. Meanwhile, NTUgr failed to output any routing solution for newblue5, and its routing quality numbers are from their according publication [5], however, we could not have its peak memory cost.

A. Analysis on Routing Quality

The performance of all the five routers are shown in Table II. Here wirelength is in \(10^3\) units and runtime is in minutes. The wirelength number (WL) is the sum of both 2D wire connection (planar) and 3D via connection (inter-layer). All of the special cases (the performance of FGR1.1 on all the testcases and the performance of NTUgr on newblue5) are marked with * in the table. Unlike the

\[\text{NTHU2.0, NTUgr and FastRoute3.0 are the top three winners of ISPD 2008 Global Routing Contest [2], FGR took the first place in the 2D section of ISPD 2007 Global Routing Contest [1].}\]

\[\text{In terms of the ISPD07 contest policy on routing quality evaluation, the cost of one unit of via equals the cost of three units of 2D wirelength. However, in terms of the ISPD08 policy, both 2D wirelength and via have the same cost.}\]
high performance published by the contest organizer, NTHU2.0 and FastRoute3.0 failed to generate legal solutions (zero overflow) for a couple of testcases on our machine.

From Table II, it shows that LMgr has comparable or improved quality on routing overflow and 3D wirelength, compared to that of the other four routers (even executed under a more powerful machine). Such improvement attributes to our innovations on the dynamic RSMT topology update, which enriches the routing flexibility thus reduces the routing congestion, as well as the optimum routing path search, which minimizes the bending and wirelength cost.

B. Analysis on Peak Memory Reduction

We monitor the peak memory of all the five routers on our machine. The results are shown in Table III by peak memory (mem in Mega Byte) and normalized memory in terms of LMgr (norm). The results show that our low-memory technique could effectively reduce the peak memory of global routing with the least memory cost in 15 out of 16 benchmarks. On average, LMgr reduces peak memory usage by 77%, 60%, 13% and 30% compared to that of NTHU2.0, NTUgr, FastRoute3.0 and FGR1.1, respectively. The results in Table III and Table II validate our discussion in Section III that our innovation could reduce the routing memory cost with negligible overhead on the routing quality and efficiency.

VII. CONCLUSION

We propose three techniques of low memory global routing, dynamic RSMT topology update and bending-aware optimum path search in this paper. We implement all the three techniques and integrate them into a new global router (LMgr). Our innovations are validated by designing experiments and measuring the routing performance of LMgr. The experiments results show that LMgr outperforms the other four routers on both the solution quality (13 out of 16 benchmarks) and the memory cost (15 out of 16 benchmarks with up to 77% reduction on the average memory cost over all the benchmarks). Our future work includes additional enhancements to the routing engine with parallel programming structure and three-dimensional optimization.

REFERENCES


6NTUgr failed to conduct routing on newblue3 in our experiments and its peak memory is not available.
### TABLE II

Overflow, wirelength (×10^5) and runtime (minutes) comparison between all the five routers on the ISPD 2008 benchmark suite. All the routers are launched on our 1.6GHz Quad Core Linux server. Wirelength is evaluated in terms of the ISPD 2008 official evaluation rules.

<table>
<thead>
<tr>
<th>Routers</th>
<th>NTHU2.0</th>
<th>NTUgr</th>
<th>FastRoute3.0</th>
<th>FGR1.1*</th>
<th>LMgr</th>
</tr>
</thead>
<tbody>
<tr>
<td>Testcases</td>
<td>OF</td>
<td>WL</td>
<td>CPU</td>
<td>OF</td>
<td>WL</td>
</tr>
<tr>
<td>adaptec1</td>
<td>0</td>
<td>53.6</td>
<td>10</td>
<td>0</td>
<td>56.0</td>
</tr>
<tr>
<td>adaptec2</td>
<td>0</td>
<td>52.4</td>
<td>5</td>
<td>0</td>
<td>53.3</td>
</tr>
<tr>
<td>adaptec3</td>
<td>0</td>
<td>131.5</td>
<td>10</td>
<td>0</td>
<td>133.6</td>
</tr>
<tr>
<td>adaptec4</td>
<td>0</td>
<td>121.8</td>
<td>3</td>
<td>0</td>
<td>122.5</td>
</tr>
<tr>
<td>adaptec5</td>
<td>0</td>
<td>155.4</td>
<td>27</td>
<td>0</td>
<td>161</td>
</tr>
<tr>
<td>bigblue1</td>
<td>0</td>
<td>55.7</td>
<td>20</td>
<td>0</td>
<td>57.8</td>
</tr>
<tr>
<td>bigblue2</td>
<td>0</td>
<td>90.0</td>
<td>21</td>
<td>0</td>
<td>98.2</td>
</tr>
<tr>
<td>bigblue3</td>
<td>32</td>
<td>130.7</td>
<td>15</td>
<td>0</td>
<td>134.2</td>
</tr>
<tr>
<td>bigblue4</td>
<td>256</td>
<td>228.0</td>
<td>135</td>
<td>184</td>
<td>240.5</td>
</tr>
<tr>
<td>newblue1</td>
<td>164</td>
<td>46.0</td>
<td>28</td>
<td>32</td>
<td>49.7</td>
</tr>
<tr>
<td>newblue2</td>
<td>0</td>
<td>75.9</td>
<td>2</td>
<td>0</td>
<td>77.4</td>
</tr>
<tr>
<td>newblue3</td>
<td>31810</td>
<td>106.3</td>
<td>22</td>
<td>998</td>
<td>1039</td>
</tr>
<tr>
<td>newblue4</td>
<td>4960</td>
<td>128.9</td>
<td>56</td>
<td>152</td>
<td>136.4</td>
</tr>
<tr>
<td>newblue5</td>
<td>4594</td>
<td>46.0</td>
<td>28</td>
<td>32</td>
<td>49.7</td>
</tr>
<tr>
<td>newblue6</td>
<td>4189</td>
<td>234</td>
<td>40</td>
<td>0</td>
<td>239.0</td>
</tr>
<tr>
<td>newblue7</td>
<td>6939</td>
<td>355.2</td>
<td>1491</td>
<td>364</td>
<td>365.4</td>
</tr>
<tr>
<td>avg.</td>
<td>4406</td>
<td>4.34</td>
<td>2584</td>
<td>2.40</td>
<td>1226</td>
</tr>
</tbody>
</table>

### TABLE III

Peak memory (×1MB) comparison between all the five routers on the ISPD 2008 benchmark suite. All the routers are launched on our 1.6GHz Quad Core Linux server.

<table>
<thead>
<tr>
<th>Routers</th>
<th>NTHU2.0</th>
<th>NTUgr</th>
<th>FastRoute3.0</th>
<th>FGR1.1</th>
<th>LMgr</th>
</tr>
</thead>
<tbody>
<tr>
<td>Testcases</td>
<td>mem</td>
<td>norm</td>
<td>mem</td>
<td>norm</td>
<td>mem</td>
</tr>
<tr>
<td>adaptec1</td>
<td>1514</td>
<td>3.83</td>
<td>998</td>
<td>2.53</td>
<td>468</td>
</tr>
<tr>
<td>adaptec2</td>
<td>2103</td>
<td>4.68</td>
<td>976</td>
<td>2.17</td>
<td>515</td>
</tr>
<tr>
<td>adaptec3</td>
<td>6417</td>
<td>6.63</td>
<td>2282</td>
<td>2.36</td>
<td>1068</td>
</tr>
<tr>
<td>adaptec4</td>
<td>6176</td>
<td>6.41</td>
<td>2379</td>
<td>2.47</td>
<td>1027</td>
</tr>
<tr>
<td>adaptec5</td>
<td>3678</td>
<td>3.39</td>
<td>2782</td>
<td>2.56</td>
<td>1190</td>
</tr>
<tr>
<td>bigblue1</td>
<td>1246</td>
<td>3.09</td>
<td>935</td>
<td>2.32</td>
<td>488</td>
</tr>
<tr>
<td>bigblue2</td>
<td>2851</td>
<td>3.82</td>
<td>2116</td>
<td>2.83</td>
<td>893</td>
</tr>
<tr>
<td>bigblue3</td>
<td>4960</td>
<td>4.61</td>
<td>3167</td>
<td>2.94</td>
<td>1284</td>
</tr>
<tr>
<td>bigblue4</td>
<td>4594</td>
<td>2.57</td>
<td>4336</td>
<td>2.42</td>
<td>2276</td>
</tr>
<tr>
<td>bigblue5</td>
<td>1925</td>
<td>4.02</td>
<td>1039</td>
<td>2.17</td>
<td>564</td>
</tr>
<tr>
<td>newblue1</td>
<td>1192</td>
<td>3.33</td>
<td>1636</td>
<td>1.73</td>
<td>1120</td>
</tr>
<tr>
<td>newblue2</td>
<td>3037</td>
<td>4.32</td>
<td>1191</td>
<td>1.69</td>
<td>774</td>
</tr>
<tr>
<td>newblue3</td>
<td>11697</td>
<td>9.68</td>
<td>N/A</td>
<td>N/A</td>
<td>1203</td>
</tr>
<tr>
<td>newblue4</td>
<td>3137</td>
<td>3.33</td>
<td>1636</td>
<td>1.73</td>
<td>1120</td>
</tr>
<tr>
<td>newblue5</td>
<td>6037</td>
<td>3.39</td>
<td>5407</td>
<td>3.04</td>
<td>2102</td>
</tr>
<tr>
<td>newblue6</td>
<td>4189</td>
<td>2.92</td>
<td>3322</td>
<td>2.31</td>
<td>1737</td>
</tr>
<tr>
<td>newblue7</td>
<td>6939</td>
<td>2.70</td>
<td>6196</td>
<td>2.41</td>
<td>2910</td>
</tr>
<tr>
<td>avg.</td>
<td>4406</td>
<td>4.34</td>
<td>2584</td>
<td>2.40</td>
<td>1226</td>
</tr>
</tbody>
</table>