

Alex Orailoğlu

Computer Science & Engineering, UC San Diego, La Jolla, CA 92093-0114
Tel: (858) 534-0914 Fax: (858) 534-7029 email: alex@cs.ucsd.edu

- Research Areas:** VLSI Test & Fault Tolerance, Embedded Processors & Systems
- Education:** **S.B.** *cum laude* in Applied Mathematics, Harvard College, 1977.
M.S. in Computer Science, University of Illinois, Urbana, 1979.
Ph.D. in Computer Science, University of Illinois, Urbana, 1983.
- Professional Experience:** Professor of CSE, UCSD (1998-present)
Associate Professor of CSE, UCSD (1994-1998)
Assistant Professor of CSE, UCSD (1987-1994)
Senior Member of Technical Staff, Gould Research (1983-1987)
- Technical Meeting Founder:** WASP, Workshop on Application Specific Processors (2002)
HLDVDT, High Level Design Validation & Test Workshop (1997)
- Publication Awards:** **Best Paper Award**, “Reducing test application time through test data mutation encoding” (with S. Reda), DATE, 2002
Best Presentation Award, “A Methodology for Software-Based Testing of Processor Control Subsystems: The Branch Prediction Case”, (with S. Almukhaizim and P. Petrov), ITSW, 2001
Naveena Nagi Award, “Boosting the Accuracy of Analog Test Coverage Computation through Statistical Tolerance Analysis”, presented to co-author S. Ozev, VTS, 2002
- Keynote Talks:** **NEWCAS**, Northeast Workshop on Circuit & Systems, Montreal, PQ, *Customizable Embedded Processor Architectures*, June 03
Euromicro Digital Systems Design Symposium, Antalya, TURKEY, *Customizable Embedded Processor Architectures*, Sept 03
WRTL, Workshop on Register Transfer Level Test, Xian, CHINA, Nov 03
- Ph.D. Alumni:** **Ramesh Karri**, Associate Professor, EE, Polytechnic University, NY
Graduation (Aug 93) Position: Assistant Professor, ECE, UMass, Amherst
Thesis Title: *Automated Synthesis of Fault-Tolerant VLSI Systems*
Ian G. Harris, Assistant Professor, Assistant Professor, ICS, UC Irvine
Graduation (Apr 97) Position: Assistant Professor, ECE, UMass, Amherst
Thesis Title: *Microarchitectural Synthesis for Self-Testable VLSI Designs*
J. Laurence Goodby, MTS, Selectrix
Graduation (Oct 97) Position: MTS, Hewlett-Packard, Inc.
Thesis Title: *Test Synthesis and Self-Test in High Performance VLSI Digital Signal Processing*
Yiorgos Makris, Assistant Professor, ECE, Yale University, Jan 01
Thesis Title: *Transparency-Based Hierarchical Testability Analysis and Test Generation for Register Transfer Level Designs*
İsmet Bayraktaroğlu, MTS, SUN Microsystems, Nov 01
Thesis Title: *Extending the Reach of Self-Test Approaches in VLSI*
Şule Özev, Assistant Professor, ECE, Duke University, Oct 02
Thesis Title: *High Level Test Approaches for Mixed-Signal Systems*

MS Alumni: **Mahsa Vahidi**, Design Automation Group Leader, Conexant, Inc., Mar 95
 Thesis Title: *A Framework for Synthesis of Self-Testable Designs*
Kyriakos Lakkas, Jun 01
 Thesis Title: *VLSI Design for Application Specific Reconfigurable Caches*

Service Awards: IEEE Computer Society, Elected Golden Core Member, Sept 01
 IEEE Computer Society, Certificate of Appreciation, Oct 00
 IEEE Computer Society, Certificate of Appreciation, Oct 01
 IEEE Computer Society, Meritorious Service Award, Oct 01
 IEEE Computer Society, Certificate of Appreciation, Apr 02
 IEEE Computer Society, Meritorious Service Award, Oct 02
 IEEE Computer Society, Certificate of Appreciation, Oct 02

Community Service: **IEEE Computer Society Test Technology Technical Council:**
Vice Chair (02-Present)
Chair, Tutorial & Test Education Program (02-Present)
Chair, Technical Activities Committee (01-02)
IEEE Computer Society:
 Technical Activities Board
Chair, Communities (03-Present)
Executive Committee Member,
 IEEE Computer Society Test Technology Technical Council (01-Present)
Operations Committee Member,
 IEEE Computer Society Test Technology Technical Council (99-Present)
Executive Committee Member,
 IEEE Computer Society Technical Activities Board (03-Present)

Distinguished Lecturer: Polytechnic University, New York, *Effective Self Test Approaches for State-of-the-Art VLSI Designs*, Apr 02.

Tutorials: IBERCHIP, BRAZIL, *High Level Test Synthesis Methodologies*, Mar 00
 GRIAO, Montreal, PQ, *High Level Test Synthesis Methodologies*, Apr 00

Organizing Committee: **Program Co-Chair**, Joint Hardware Software Codesign &
 International System Synthesis Symposium (Sept 02-Present)
Vice Program Co-Chair, IEEE VLSI Test Symposium (Apr 03-Present)
Program Chair, Workshop on Application Specific Processors (Jun 02-Present)
Finance Chair, IEEE VLSI Test Symposium (Apr 02-Apr 03)
Publication Chair, IEEE VLSI Test Symposium (Apr 00-Apr 02)
North American Liaison, Latin American Test Workshop (Mar 00-Feb 02)
General Chair, Workshop on Application Specific Processors (Jun 02-Present)
Program Chair, Workshop on Application Specific Processors (Jun 02-Present)
General Chair, HLDVT (Nov 98-Nov 99)
Program Chair, HLDVT (Nov 97-Nov 98)
Finance Chair, HLDVT (Nov 96-Nov 97)

Topic Coordinator: **Chair**, BIST&DFT, Design Automation & Test in Europe (Mar 01-Mar 03)
Co-Chair, BIST&DFT, Design Automation & Test in Europe (Mar 00-Mar 01)
Chair, Embedded Core Test, International Test Conference (Oct 98-Oct 01)
Topic Chair, European Test Symposium (May 03-Present)

Steering Committee: WRTLTL, Workshop on Register Transfer Level Test (01-Present)
HLDVLT, High Level Design Validation & Test Workshop (00-Present)

Editorial Board: **Associate Editor**, IEEE Design & Test (01-Present)
Associate Editor, Journal of Electronic Test: Theory & Applications (02-Present)
Associate Editor, IEE Digital Systems & Design (03-Present)
Associate Editor, Journal of Embedded Computing (03-Present)

Program Committee: International Conference on Computer Aided Design, ICCAD (Nov 02-Present)
International Test Conference, ITC (Oct 96-Oct 01)
VLSI Test Symposium, VTS (Apr 97-Present)
Design Automation & Test In Europe, DATE (Mar 98-Present)
European Test Symposium, ETS (Jun 00-Present)
International Conference on SuperComputing, ICS (Jun 02-Present)
International Conference on Hardware/Software Codesign, CODES (May 02-Present)
International System Synthesis Symposium, ISSS (Sept 02-Present)
Asian Test Symposium, ATS (Nov 01-Present)
Defect & Fault Tolerance Symposium, DFT (Nov 99-Present)
Asian South Pacific Design Automation Conference, ASP/DAC (Jan 03-Present)
International Conference on Computer Design, ICCD (Oct 93-Oct 95)
International Test Synthesis Workshop, ITSW (May 95-Present)
Testing Embedded Core Systems, TECS (Nov 97-Present)
IEEE International Workshop on Infrastructure IP, IIP (Oct 02-Present)
International Online Test Symposium, IOLTS (July 96-Present)
Electronic Design, Test and Application, DELTA (Jan 01-Present)
VHDL International User's Forum (Apr 93-Apr 94)
Latin American Test Workshop, LATW (Mar 00-Present)
Brazilian Symposium on Integrated Circuit Design, SBCCI (Sep 02-Present)
Northeast Workshop on Circuit & Systems, NEWCAS (Dec 02-Present)
International Symposium on High Performance Computing, ISHPC (Oct 02-Present)
International Workshop on Innovative Architectures, IWIA (02-Present)

Invited Talks: Invited presentations at major US, Japanese and European Universities and industry including Intel, National Semiconductor, Hitachi, STARC, Japan, Philips, the Netherlands, Nara Institute of Science and Technology, Japan, University of Montpellier, France, Dortmund University, Germany, Delft University, the Netherlands, and numerous others.

Referee: Have provided referee services to National Science Foundation panels, University of California, MICRO Program, major journals including IEEE Transactions on Computer-Aided Design and IEEE Transactions on VLSI Systems, major conferences including Design Automation Conference, Fault-Tolerant Computing Symposium, International Symposium on Microarchitecture and major book publishing houses.

SPONSORED RESEARCH AND EQUIPMENT GRANTS (1994-2003)

- National Science Foundation. “Application-Specific Reconfigurable Microarchitectural Enhancements for Embedded Processors in High Performance Hardware/Software Codesign”, Alex Orailoğlu, 9/00-8/04, \$390,404.
- National Science Foundation. “Synthesis of Self-Recovering and Fault-Secure Microarchitectures”, Alex Orailoğlu, 7/93-12/97, \$113,500.
- Semiconductor Research Corporation. “Mismatch Analysis for High Speed, DSM System Blocks & Simulation Methodology”, Alex Orailoğlu, 5/01-4/05, \$161,000.
- Semiconductor Research Corporation. “Behavioral BIST Insertion”, Alex Orailoğlu, 9/93-12/96, \$130,000.
- National Semiconductor Corporation. “Behavioral BIST Insertion”, Alex Orailoğlu, 9/96-8/00, \$102,000.
- Hughes Aircraft Company. “Self-Testable VHDL-Based Chip Generators”, Alex Orailoğlu, 9/94-8/99, \$147,000.
- Intel Corporation. “Microprocessor Testability Analysis”, Alex Orailoğlu, 11/96-10/99, \$106,000.
- Intel Corporation Research Equipment Grant. “Microprocessor Testability Analysis” Alex Orailoğlu, 2/97-2/99, \$58,000.
- Conexant, Inc. “Design-for-Test and Test Generation Tools for Large, Industrial Designs”, Alex Orailoğlu, 8/00-9/01, \$22,500.
- SUN Microsystems. “Hierarchical Test Approaches for Realistic Fault Models and Test Sets”, Alex Orailoğlu, 8/00-9/01, \$30,613.
- National Semiconductor Corporation. “Analog/Mixed-Signal Test Translation & Analysis”, Alex Orailoğlu, 8/00-9/01, \$30,000.
- Texas Instruments. “Design-for-Test and Test Generation Tools for Large, Industrial Designs”, Alex Orailoğlu, 8/00-9/01, \$30,000.
- Agilent Corporation. “Mixed-Signal System-on-a-chip Test”, Alex Orailoğlu, 8/00-9/01, \$40,000.
- Hewlett-Packard, Inc. “Analog/Mixed-Signal Test Synthesis” Alex Orailoğlu, 7/99-8/00, \$35,000.
- LogicVision, Inc. “Digital Signal Processing Test Synthesis” Alex Orailoğlu, 7/97-8/98, \$20,000.
- Conexant, Inc. “Digital Signal Processing Test Synthesis” Alex Orailoğlu, 7/99-8/00, \$20,000.
- Rockwell, Inc. “High Level Test Synthesis” Alex Orailoğlu, 7/97-8/99, \$50,000.
- University of California, Micro Program, “Test Synthesis”, Alex Orailoğlu, 8/00-8/01, \$41,188

- University of California, Micro Program, “Self-Testable VHDL-Based Chip Generators”, Alex Orailoğlu, 9/94-8/98, \$160,000.
- California Space Institute. “Hardware/Software Codesign of Highly Reliable VLSI Systems”, Alex Orailoğlu, 7/94-6/95, \$14,000.
- Design Automation Conference. “Synthesis of Self-Testable ASICs”, Alex Orailoğlu, 7/95-6/96, \$12,000.
- NATO Fellowship. “Synthesis of Fault-Tolerant Designs”, Alex Orailoğlu and Hans-Joachim Wunderlich, 5/96, \$5,200.
- SUN Microsystems Research Equipment Grant. “Synthesis of Self-Testable VLSI Designs”, Alex Orailoğlu, 6/94, \$11,985.

UNIVERSITY SERVICE

- Chair, Graduate Admissions Committee, 88-89, 95-97
- Chair, Affirmative Action Committee, 94-95
- Chair, Budget Committee, 98-00
- Chair, Computer Engineering Committee, 98-00
- Doctoral Advisor, SRC Graduate Fellow, Laurence J. Goodby, 95-97
- Doctoral Advisor, IBM Graduate Fellow, Ian G. Harris, 94-97
- Doctoral Advisor, IBM Graduate Fellow, İsmet Bayraktaroğlu, 00-01
- Doctoral Advisor, IBM Graduate Fellow, Şule Özev, 00-02
- Doctoral Advisor, IBM Graduate Fellow, Peter Petrov, 00-01
- Doctoral Advisor, IBM Graduate Fellow, Özgür Sinanoğlu, 01-03
- Mentor, UC Chancellor’s Postdoctoral Fellow, Dr. M. Alston, 92-93
- Faculty Recruiting Committee, 97
- Computer Engineering Committee, 89-present
- Space Committee, 94-97
- Graduate Committee, 89-97
- Ph.D. Student Advisor, 90-92
- M.S. Student Advisor, 89-90
- T.A. Assignment and Development Committee, 90-95
- Mentor, Visiting Faculty Member, Dr. B. Atlas, 91-92
- Mentor, Visiting Faculty Member, Dr. L. Carro, 01
- Mentor, Visiting Faculty Member, Dr. A. Benso, 03
- Graduate Admissions Committee, 88-93, 94-99, 02-present
- Undergraduate Committee, 87-88

JOURNAL ARTICLES

1. Şule Özev, İsmet Bayraktaroğlu and Alex Orailoğlu. "Seamless Test of Digital Components in Mixed-Signal Paths" *IEEE Design & Test*, In Press, 2004.
2. Erika Cota, Luigi Carro, Alex Orailoğlu and Marcelo Lubaszewski. "Achieving Global Test Optimization in Core-Based Systems" *Journal of Electronic Testing: Theory and Applications*, In Press, 2004.
3. Şule Özev and Alex Orailoğlu. "Automated System-Level Test Development for Mixed-Signal Circuits" *International Journal on Analog Integrated Circuits and Signal Processing*, In Press, 2003.
4. Yiorgos Makris, İsmet Bayraktaroğlu and Alex Orailoğlu. "Enhancing Reliability of RTL Controller-Datapath Circuits via Invariant-Base Concurrent Test" *IEEE Transactions on Reliability*, In Press, December 2003.
5. Özgür Sinanoğlu, İsmet Bayraktaroğlu and Alex Orailoğlu. "Reducing Average and Peak Test Power through Scan Chain Modification" *Journal of Electronic Testing: Theory and Applications*, Vol. 19, No. 4, August 2003, pp. 457-467.
6. Şule Özev and Alex Orailoğlu. "Statistical Tolerance Analysis for Assured Analog Test Coverage" *Journal of Electronic Testing: Theory and Applications*, Vol. 19, No. 2, April 2003, pp. 173-182.
7. İsmet Bayraktaroğlu and Alex Orailoğlu. "Concurrent Application of Compaction and Compression for Test Time and Data Volume Reduction in Scan Designs" *IEEE Transactions on Computers*, In Press, Vol. 52, November 2003.
8. Özgür Sinanoğlu and Alex Orailoğlu. "Compacting Test Buses for Deeply Embedded SOC Cores" *IEEE Design and Test of Computers*, Vol. 20, No. 4, July-August 2003, pp. 22-30.
9. Alex Orailoğlu and A. Veidenbaum. "Application-Specific Microprocessors", *IEEE Design & Test of Computers*, Vol. 20, No. 1, January-February 2003, pp. 6-7.
10. Peter Petrov and Alex Orailoğlu. "Application-Specific Instruction Memory Customizations for Power Efficient Embedded Processors" *IEEE Design & Test of Computers*, January 2003, pp. 18-25.
11. Şule Özev, Christian V. Olgaard and Alex Orailoğlu. "Multilevel Testability Analysis and Solutions for Integrated Bluetooth Transceivers" *IEEE Design & Test of Computers*, Vol. 19, No. 5, September-October 2002, pp. 82-91.
12. Özgür Sinanoğlu and Alex Orailoğlu. "Efficient Construction of Aliasing-Free Compaction Circuitry" *IEEE Micro*, September 2002, pp. 82-92.
13. İsmet Bayraktaroğlu and Alex Orailoğlu. "Rapid Fault Diagnosis through Cost-Effective Deterministic Partitioning in Scan-Based BIST" *IEEE Design & Test of Computers*, Vol. 19, No. 1, January-February 2002, pp. 42-53.
14. Peter Petrov and Alex Orailoğlu. "Performance and Power Effectiveness in Embedded Processors - Customizable Partitioned Caches" *IEEE Transactions on Computer-Aided Design*, Vol. 20, No. 11, November 2001, pp. 1309-1318.

15. İsmet Bayraktaroğlu and Alex Orailoğlu. "Concurrent Test for Digital Linear Systems" *IEEE Transactions on Computer-Aided Design*, Vol. 20, No. 9, September 2001, pp. 1132-1142.
16. Yiorgos Makris, Jamison Collins and Alex Orailoğlu. "Fast Hierarchical Test Path Construction for Circuits with DFT-Free Controller-Datapath Interface" *Journal of Electronic Testing: Theory and Applications*, Vol. 18, No. 1, 2001, pp. 29-42.
17. Sule Özev and Alex Orailoğlu. "System-Level Test Synthesis for Mixed-Signal SOC Designs" *IEEE Transactions on Circuits and Systems II: Analog And Digital Signal Processing*, Vol. 6, No. 48, June 2001, pp. 588-599.
18. Samuel N. Hamilton, Andre Hertwig and Alex Orailoğlu. "On-Line Test for Fault Secure Fault Isolation", *IEEE Transactions on VLSI Systems*, Vol. 8, No. 4, August 2000, pp. 446-452.
19. Laurence Goodby and Alex Orailoğlu. "Pseudorandom-Pattern Test Resistance in High-Performance DSP Datapaths", *IEEE Transactions on Circuits and Systems, Part II*, In Press.
20. Laurence Goodby and Alex Orailoğlu. "Redundancy and Testability in Digital Filter Datapaths" *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 18, No. 5, May 1999, pp. 631-644.
21. Samuel N. Hamilton and Alex Orailoğlu. "Efficient Self-Recovering ASIC Design" *IEEE Design & Test of Computers*, Vol. 15, No. 4, October/December 1998, pp. 25-35.
22. Yiorgos Makris and Alex Orailoğlu. "RTL Test Justification and Propagation Analysis for Modular Designs" *Journal of Electronic Testing: Theory and Applications*, Vol. 13, No. 2, October 1998, pp. 105-120.
23. Alex Orailoğlu and Ian G. Harris. "Microarchitectural Synthesis for Rapid BIST Testing" *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 16, No. 6, June 1997, pp. 573-586.
24. Alex Orailoğlu. "On-line Fault Resilience through Gracefully Degradable ASICs" *Journal of Electronic Testing: Theory & Applications*, Vol. 12, No. 1/2, February/April 1998, pp. 145-151.
25. Alex Orailoğlu and Ramesh Karri. "Time-constrained Scheduling during High-Level Synthesis of Fault-Secure VLSI Digital Signal Processing" *IEEE Transactions on Reliability*, Vol. 45, No. 3, September 1996, pp. 404-412.
26. Alex Orailoğlu and Ramesh Karri. "Automatic Synthesis of Self-Recovering VLSI Systems" *IEEE Transactions on Computers*, Vol. 45, No. 2, February 1996, pp. 131-142.
27. Alex Orailoğlu and Ramesh Karri. "Coactive Scheduling and Checkpoint Determination during High-Level Synthesis of Self-Recovering Microarchitectures", *IEEE Transactions on VLSI Systems*, pp. 304-311, September 1994.
28. Ramesh Karri, Karin Högstedt and Alex Orailoğlu. "Computer Aided Design of Fault-Tolerant VLSI Systems" *IEEE Design & Test of Computers*, Vol. 13, No. 3, pp. 88-96, Fall 1996.

29. Ian G. Harris and Alex Orailoğlu. "Module Selection in Microarchitectural Synthesis for Multiple Critical Constraint Satisfaction", *VLSI Design: An International Journal of Custom-Chip Design, Simulation, and Testing*. 1997, vol. 5, no. 2, pp. 167-182.
30. Alex Orailoğlu and Ramesh Karri. "Synthesis of Fault-Tolerant and Real-Time Microarchitectures", *Journal of Systems and Software*, Vol. 25, No. 1, pp. 73-84, April 1994.
31. Alex Orailoğlu and Ramesh Karri. "Defect Tolerant Layout Synthesis" *International Journal of Electronics*, Vol. 76, No. 6, pp. 1121-1133, June 1994.
32. Alex Orailoğlu and Ramesh Karri. "The 'RELIABLE' Microarchitecture Synthesis System" *Journal of Computer and Software Engineering*.
33. Amir Hekmatpour, Alex Orailoğlu, and Paul Chau. "VLSI Design Framework based on Object-Oriented Modeling and Model-Based Reasoning" *IEEE Expert*, Vol. 6, No. 2, pp. 56-70, April 1991.
34. Ramesh Karri and Alex Orailoğlu. "Standard seven segment display for Burmese Numerals" *IEEE Transactions on Consumer Electronics*, Vol. 36, No. 4, November 1990, pp. 959-961.

BOOK CHAPTER

1. Alex Orailoğlu. "On-line Fault Resilience through Gracefully Degradable ASICs" in *On-Line Testing for VLSI*, edited by M. Nicolaidis, Y. Zorian, and D.K. Pradhan, Kluwer Academic Publishers, 1998.
2. Yiorgos Makris, Jamison Collins and Alex Orailoğlu. "Fast Hierarchical Test Path Construction for DFT-Free Controller-Datapath Circuits" in *10th Anniversary Compendium of Papers from Asian Testing Symposium*, 2001.

REFEREED CONFERENCE PUBLICATIONS

1. Özgür Sinanoğlu and Alex Orailoğlu. "Efficient RT-level Fault Diagnosis Methodology" *Asian South Pasific Design Automation Conference*, In Press, Jan 2004.
2. Özgür Sinanoğlu and Alex Orailoğlu. "Partial Core Encryption for Performance-Efficient Test of SOCs" *Proceedings of the International Conference on Computer Aided Design*, In Press, November 2003.
3. Peter Petrov and Alex Orailoğlu. "Compiler-Based Register Name Adjustment for Low-Power Embedded Processors" *Proceedings of the International Conference on Computer Aided Design*, In Press, November 2003.
4. Barış Arslan and Alex Orailoğlu. "Extracting Precise Diagnosis of Bridging Faults from Stuck-at Fault Information" *Proceedings of the IEEE Asian Test Symposium*, In Press, November 2003.
5. Özgür Sinanoğlu and Alex Orailoğlu. "Test Data Manipulation Techniques for Energy Frugal, Rapid Scan Test" *Proceedings of the IEEE Asian Test Symposium*, In Press, November 2003.

6. Özgür Sinanoğlu and Alex Orailoğlu. "Aggressive Test Power Reduction through Test Stimuli Transformation" *Proceedings of the IEEE International Conference on Computer Design*, In Press, October 2003.
7. Peter Petrov and Alex Orailoğlu. "Virtual Page Tag Reduction for Low-Power TLBs" *Proceedings of the IEEE International Conference on Computer Design*, In Press, October 2003.
8. Özgür Sinanoğlu and Alex Orailoğlu. "Modeling Scan Chain Modifications for Scan-in Test Power Minimization" *Proceedings of the IEEE International Test Conference*, October 2003.
9. Özgür Sinanoğlu and Alex Orailoğlu. "Hierarchical Constraint Conscious RT-Level Test Generation" *Euromicro Symposium on Digital System Design (DSD)*, September 2003.
10. Peter Petrov and Alex Orailoğlu. "Low-Power Branch Target Buffer for Application-Specific Embedded Processors" *Euromicro Symposium on Digital System Design (DSD)*, September 2003.
11. Peter Petrov and Alex Orailoğlu. "Customizable Embedded Processor Architectures" *Euromicro Symposium on Digital System Design (DSD)*, **Invited Keynote Paper**, September 2003.
12. Wenjing Rao, İsmet Bayraktaroğlu and Alex Orailoğlu. "Test Application Time and Volume Compression through Seed Overlapping" *IEEE Design Automation Conference*, Anaheim, California, June 2003, pp. 732-737.
13. Özgür Sinanoğlu and Alex Orailoğlu. "Parity-Based Output Compaction for Core-Based SOCs" *Formal Proceedings of the IEEE European Test Workshop*, pp. 15-20, May 2003.
14. İsmet Bayraktaroğlu and Alex Orailoğlu. "Decompression Hardware Determination for Test Volume and Time Reduction through Unified Test Pattern Compaction and Compression" *Proceedings of the IEEE VLSI Test Symposium*, April 2003, pp. 113-118.
15. Peter Petrov and Alex Orailoğlu. "Power Efficiency through Application-Specific Instruction Memory Transformations" *Proceedings of IEEE Design, Automation and Test in Europe Conference*, March 2003, pp. 30-35.
16. Wenjing Rao and Alex Orailoğlu. "Virtual Compression through Test Vector Stitching for Scan Based Designs" *Proceedings of IEEE Design, Automation and Test in Europe Conference*, March 2003, pp. 104-109.
17. Yiorgos Makris and Alex Orailoğlu. "Test Requirement Analysis for Low Cost Hierarchical Test Path Construction" *Proceedings of the IEEE Asian Test Symposium*, November 2002, pp. 134-139.
18. Özgür Sinanoğlu and Alex Orailoğlu. "Fast and Energy-Frugal Deterministic Test Through Test Data Correlation Exploitation" *Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*, November 2002, pp. 325-333.
19. Özgür Sinanoğlu and Alex Orailoğlu. "A Novel Scan Architecture for Power-Efficient, Rapid Test" *Proceedings of the International Conference on Computer Aided Design*, November 2002, pp. 299-303.

20. Özgür Sinanoğlu, İsmet Bayraktaroğlu and Alex Orailoğlu. "Scan Power Reduction through Test Data Transition Frequency Analysis" *Proceedings of the IEEE International Test Conference*, October 2002, pp. 844-850.
21. Peter Petrov and Alex Orailoğlu. "Low-Power Data Memory Communication for Application-Specific Embedded Processors" *Proceedings of International Symposium on System Synthesis*, October 2002, pp. 219-224.
22. Şule Özev and Alex Orailoğlu. "Cost-Effective Concurrent Test Hardware Design for Linear Analog Circuits" *Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers*, September 2002, pp. 258-264.
23. Barış Arslan and Alex Orailoğlu. "Fault Dictionary Size Reduction through Test Response Superposition" *Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers*, September 2002, pp. 480-485.
24. Şule Özev, Hosam Haggag and Alex Orailoğlu. "Automated Test Development and Test Time Reduction for RF Subsystems" *Proceedings of IEEE International Symposium on Circuits and Systems*, Vol. 1, May 2002, pp. 581-584.
25. Peter Petrov and Alex Orailoğlu. "Energy Frugal Tags in Reprogrammable I-Caches for Application-Specific Embedded Processors" *Proceedings of International Symposium on Hardware/Software Codesign*, May 2002, pp. 181-186.
26. Sherief Reda and Alex Orailoğlu. "Reducing Test Application Time through Test Data Mutation Encoding" *Proceedings of IEEE Design, Automation and Test in Europe Conference*, April 2002, pp. 387-393. **Best Paper Award**
27. Peter Petrov and Alex Orailoğlu. "Power Efficient Embedded Processor IP's through Application-Specific Tag Compression in Data Caches" *Proceedings of IEEE Design, Automation and Test in Europe Conference*, April 2002, pp. 1065-1071.
28. Özgür Sinanoğlu, İsmet Bayraktaroğlu and Alex Orailoğlu. "Test Power Reduction for Embedded Cores through Minimization of Scan Chain Transitions", *Proceedings of the IEEE VLSI Test Symposium*, April 2002, pp. 166-171.
29. Şule Özev and Alex Orailoğlu. "Boosting the Accuracy of Analog Test Coverage Computation through Statistical Tolerance Analysis" *Proceedings of the IEEE VLSI Test Symposium*, April 2002, pp. 213-219.
30. İsmet Bayraktaroğlu and Alex Orailoğlu. "Gate Level Fault Diagnosis in Scan-Based BIST" *Proceedings of the IEEE Design, Automation and Test in Europe Conference*, April 2002, pp. 376-381.
31. Sherief Reda, Rolf Drechsler and Alex Orailoğlu. "On the Relation Between SAT and BDDs for Equivalence Checking" *Proceedings of International Symposium on Quality Electronic Design*, March 2002, pp. 394-399.
32. Şule Özev and Alex Orailoğlu. "An Integrated Tool for Analog Test Generation and Fault Simulation" *Proceedings of International Symposium on Quality Electronic Design*, March 2002, pp. 267-272.

33. Özgür Sinanoğlu and Alex Orailoğlu. "Space and Time Compaction Schemes with Minimum Test Application Time" *Proceedings of the IEEE International Test Conference*, November 2001, pp. 521-529.
34. Sule Özev, Christian V. Olgaard and Alex Orailoğlu. "Testability Implications in Low-Cost Integrated Ratio Transceivers: A Bluetooth Case Study" *Proceedings of the IEEE International Test Conference*, November 2001, pp. 965-974.
35. Özgür Sinanoğlu and Alex Orailoğlu. "Compaction Schemes with Minimum Test Application Time" *Proceedings of the IEEE Asian Test Symposium*, November 2001, pp. 199-204.
36. Sobeeh Almkhaizim, Peter Petrov and Alex Orailoğlu. "Faults in Processor Control Subsystems: Testing Performance and Correctness Faults in the Data Prefetching Unit" *Proceedings of the IEEE Asian Test Symposium*, November 2001, pp. 319-324.
37. İsmet Bayraktaroğlu and Alex Orailoğlu. "Selecting a PRPG: Randomness, Primitiveness, or Sheer Luck?" *Proceedings of the IEEE Asian Test Symposium*, November 2001, pp. 373-378.
38. Peter Petrov and Alex Orailoğlu. "Data Cache Energy Minimization through Programmable Tag Size Matching to the Application" *Proceedings of International Symposium on System Synthesis*, September 2001, pp. 113-117.
39. Peter Petrov and Alex Orailoğlu. "Speeding Up Control-Dominated Application through Microarchitectural Customizations in Embedded Processors" *IEEE Design Automation Conference*, June 2001, pp. 512-517.
40. İsmet Bayraktaroğlu and Alex Orailoğlu. "Test Volume and Application Time Reduction through Scan Chain Concealment" *IEEE/ACM Design Automation Conference*, June 2001, pp. 151-155.
41. Sobeeh Almkhaizim, Peter Petrov and Alex Orailoğlu. "Low-Cost, Software-Based Self-Test Methodologies for Performance Faults in Processor Control Subsystems" *Proceedings of the Custom Integrated Circuits Conference*, May 2001, pp. 263-266.
42. Özgür Sinanoğlu and Alex Orailoğlu. "RT-Level Fault Simulation Based on Symbolic Propagation" *Proceedings of the IEEE VLSI Test Symposium*, April 2001, pp. 240-245.
43. Yiorgos Makris, Vishal Patel and Alex Orailoğlu. "Efficient Transparency Extraction and Utilization in Hierarchical Test" *Proceedings of the IEEE VLSI Test Symposium*, April 2001, pp. 246-251.
44. Peter Petrov and Alex Orailoğlu. "Towards Effective Embedded Processors in Codesigns: Customizable Partitioned Caches" *Proceedings of the International Symposium on Hardware/Software Codesign*, April 2001, pp. 79-84.
45. İsmet Bayraktaroğlu and Alex Orailoğlu. "Diagnosis for Scan-Based BIST: Reaching Deep into the Signatures", *Proceedings of IEEE Design, Automation and Test in Europe Conference*, March 2001, pp. 102-109.
46. İsmet Bayraktaroğlu and Alex Orailoğlu. "Accumulation-Based Concurrent Fault Detection for Linear Digital State Variable Systems", *Proceedings of the Ninth IEEE Asian Test Symposium*, Taipei, Taiwan, December 2000.

47. Yiorgos Makris and Alex Orailoğlu. "Fast Hierarchical Test Path Construction for DFT-Free Controller-Datapath Circuits" *Proceedings of the Ninth IEEE Asian Test Symposium*, Taipei, Taiwan, December 2000, pp. 484-488.
48. İsmet Bayraktaroğlu and Alex Orailoğlu. "Deterministic Partitioning Techniques for Fault Diagnosis in Scan-Based BIST" *Proceedings of the IEEE International Test Conference*, Atlantic City, NJ, October 2000, pp. 273-282.
49. İsmet Bayraktaroğlu and Alex Orailoğlu. "Improved Fault Diagnosis in Scan-Based BIST via Superposition" *Proceedings of the IEEE/ACM Design Automation Conference*, Los Angeles, California, June 2000, pp. 55-58.
50. Yiorgos Makris, Jamison Collins and Alex Orailoğlu. "How to Avoid Random Walks in Hierarchical Test Path Identification" *Formal Proceedings of the IEEE European Test Workshop*, Lisbon, Portugal, May 2000, pp. 111-116.
51. İsmet Bayraktaroğlu and Alex Orailoğlu. "Low Cost Concurrent Test Implementation for Linear Digital Systems" *Formal Proceedings of the IEEE European Test Workshop*, Lisbon, Portugal, May 2000, pp. 140-143.
52. Yiorgos Makris and Alex Orailoğlu. "Modular Test Generation and Concurrent Transparency-Based Test Translation Using Gate-Level ATPG" *Proceedings of the IEEE Customs Integrated Circuits Conference*, Orlando, Florida, May 2000, pp. 75-78.
53. Peter Petrov and Alex Orailoğlu. "An integrated solution for DFT library validation in industrial settings" *Proceedings of the IEEE/ACM User's Forum of Design Automation and Test in Europe Conference*, Paris, France, March 2000.
54. Şule Özev and Alex Orailoğlu. "Path Based Test Composition for Mixed-Signal SOC's", *Southwest Symposium on Mixed Signal Design*, San Diego, CA, February 2000, pp. 153-158.
Invited Paper
55. İsmet Bayraktaroğlu and Alex Orailoğlu. "Unifying Methodologies for High Fault Coverage Concurrent and Off-Line Test of Digital Filters", *IEEE International Symposium on Circuits and Systems*, Geneva, Switzerland, June 2000, pp. 705-709.
56. İsmet Bayraktaroğlu and Alex Orailoğlu. "Cost Effective Digital Filter Design for Concurrent Test", *IEEE International Conference on Acoustics, Signal and Speech Processing*, Istanbul, Turkey, June 2000, pp. 3323-3326.
57. Yiorgos Makris, İsmet Bayraktaroğlu and Alex Orailoğlu. "Invariance-Based On-Line Test for RTL Controller-Datapath Circuits", *Proceedings of the IEEE VLSI Test Symposium*, Montreal, Canada, April 2000, pp. 459-464.
58. Yiorgos Makris, Jamison Collins, Alex Orailoğlu and Praveen Vishakantaiah. "Transparency-Based Hierarchical Test Generation for Modular RTL Designs", *IEEE International Symposium on Circuits and Systems*, Geneva, Switzerland, May 2000, pp. 689-692.
59. Şule Özev and Alex Orailoğlu. "Test Synthesis for Mixed-Signal SOC Paths", *Proceedings of the IEEE/ACM Design Automation and Test in Europe Conference*, Paris, France, March 2000, pp. 128-133.

60. Şule Özev and Alex Orailoğlu. "Test Selection Based on High Level Fault Simulation for Mixed-Signal Systems", *Proceedings of the IEEE VLSI Test Symposium*, Montreal, Canada, April 2000, pp. 149-154.
61. Laurence Goodby and Alex Orailoğlu. "Test Quality and Fault Risk in Digital Filter Datapath BIST", *Proceedings of the IEEE/ACM Design Automation and Test in Europe Conference*, Paris, France, March 2000, pp. 468-475.
62. İsmet Bayraktaroğlu and Alex Orailoğlu. "Low-Cost On-Line Test for Digital Filters" *Proceedings of the IEEE VLSI Test Symposium*, Dana Point, CA, April 1999, pp. 446-451.
63. Yiorgos Makris and Alex Orailoğlu. "A Module Diagnosis and Design-for-Debug Methodology Based on Hierarchical Test Paths", *Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*, Albuquerque, N.M., November 1999, pp. 339-347.
64. Şule Özev and Alex Orailoğlu. "Low-Cost Test for Large Analog IC's", *Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*, Albuquerque, N.M., November 1999, pp. 101-109.
65. Yiorgos Makris and Alex Orailoğlu. "Property-Based Testability Analysis for Hierarchical RTL Designs" *Proceedings of the Sixth IEEE International Conference on Electronics, Circuits and Systems*, Paphos, Cyprus, September 1999, pp. 1089-1092.
66. Yiorgos Makris, Jamison Collins, Praveen Vishakantaiah and Alex Orailoğlu. "TRANSPARENT: A System for RTL Testability Analysis, DFT Guidance and Hierarchical Test Generation" *IEEE Customs Integrated Circuits Conference*, San Diego, CA, May 1999, pp. 159-162.
67. Samuel N. Hamilton, Andre Hertwig and Alex Orailoğlu. "Self-Recovering Controller and Datapath Design" *Proceedings of the IEEE/ACM Design Automation and Test in Europe Conference*, Munich, Germany, March 1999, pp. 596-601.
68. Yiorgos Makris and Alex Orailoğlu. "Channel-Based Behavioral Test Synthesis for Improved Module Reachability" *Proceedings of the IEEE/ACM Design Automation and Test in Europe Conference*, Munich, Germany, March 1999, pp. 283-288.
69. İsmet Bayraktaroğlu, Kapila Udawatta, and Alex Orailoğlu. "An Examination of PRPG Selection Approaches for Large, Industrial Designs" *Proceedings of the Seventh IEEE Asian Test Symposium*, Singapore, December 1998, pp. 440-444.
70. Samuel N. Hamilton, Tomas Gonzalez and Alex Orailoğlu. "Design Rule Driven Behavioral Synthesis for Test", *Proceedings of the Asilomar Conference on Signals, Systems, and Computers*, Pacific Grove, Ca, November 1998, Vol. 2, pp. 1033-1037.
71. Alex Orailoğlu. "Graceful Degradation in Synthesis of VLSI ICs" *Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*, Austin, TX, November 1998, pp. 301-311.
72. Samuel N. Hamilton and Alex Orailoğlu. "Transient and Intermittent Fault Recovery without Rollback" *Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*, Austin, TX, November 1998, pp. 252-260.

73. Yiorgos Makris and Alex Orailoğlu. "DFT Guidance through RTL test justification and propagation analysis" *Proceedings of the IEEE/ACM International Test Conference*, Washington, D.C., October 1998, pp. 668-677.
74. Samuel N. Hamilton and Alex Orailoğlu. "Synthesis of Critical ASICs with Embedded Fully Concurrent Fault Resilience" *IEEE International Symposium on Circuits and Systems*, June 1998, Monterey, CA, Vol. 2, pp. 189-192.
75. Samuel N. Hamilton and Alex Orailoğlu. "Concurrent Error Recovery with Near-Zero Latency in Synthesized ASICs" *1998 Design Automation and Test in Europe Conference*, February 1998, Paris, France, pp. 604-609.
76. Samuel N. Hamilton and Alex Orailoğlu. "Microarchitectural Synthesis of ICs with Embedded Concurrent Fault Isolation" *1997 Annual Symposium on Fault-Tolerant Computing*, June 1997, Seattle, Washington, pp. 329-338.
77. Laurence Goodby and Alex Orailoğlu. "Frequency-Domain Compatibility in Digital Filter BIST" *1997 Design Automation Conference*, June 1997, Anaheim, CA, pp. 540-545.
78. Laurence Goodby and Alex Orailoğlu. "Pseudorandom-Pattern Test Resistance in High-Performance DSP Datapaths" *1996 Design Automation Conference*, June 1996, Las Vegas, NV, pp. 813-818.
79. Alex Orailoğlu. "Microachitectural Synthesis of Gracefully Degradable, Dynamically Reconfigurable ASICs for Multiple Faults" *1996 International Conference on Computer Design*, October 1996, Austin, TX., pp. 112-117.
80. Laurence Goodby and Alex Orailoğlu. "Variance Mismatch: Identifying Random Test Resistance in DSP Datapaths" *IEEE International Conference on Acoustics, Signal and Speech Processing*, May 1996, Atlanta, Georgia, Vol. 6, pp. 3205-3208.
81. Wah Chan and Alex Orailoğlu. "High-Level Synthesis of Gracefully Degradable ASICs", *Proceedings of the 1996 European Design and Test Conference*, March 1996, Paris, France, pp. 50-54.
82. Ian G. Harris and Alex Orailoğlu. "User Interface Issues in a High Level Test Synthesis Environment" *Proceedings of the 40th IEEE MidWest Symposium on Circuits and Systems*, August 1997, Sacramento, CA, Vol. 2, pp. 1138-1141.
83. Laurence Goodby and Alex Orailoğlu. "Towards 100% Testable FIR Digital Filters" *1995 International Test Conference*, October 1995, Washington, D.C., pp. 394-402.
84. Mahsa Vahidi and Alex Orailoğlu. "Metric-Based Transformations for Self Testable VLSI Designs with High Test Concurrency", *1995 Euro-DAC, European Design Automation Conference*, September 1995, Brighton, England, pp. 136-141.
85. Laurence Goodby and Alex Orailoğlu. "Synthesizing Self-Testable Filters via Scaling and Redundant Operator Elimination", *1995 Asilomar Conference on Signals, Systems, and Computers*, October 1995, vol. 1, pp. 132-136.
86. Ian G. Harris and Alex Orailoğlu. "Testability Improvement in High-Level Synthesis Through Reconvergence Reduction", *1995 Asilomar Conference on Signals, Systems, and Computers*, October 1995, vol. 1, pp. 199-203.

87. Laurence Goodby, Alex Orailoğlu and Paul Chau. "Microarchitectural Synthesis of Performance-Constrained, Low-Power VLSI Designs" *1994 International Conference on Computer Design*, pp. 323-326, October 1994.
88. Mahsa Vahidi and Alex Orailoğlu. "Testability Metrics for Synthesis of Self-Testable Designs and Effective Test Plans" *1995 VLSI Test Symposium*, May 1995, Princeton, NJ, pp. 170-175.
89. Ian G. Harris and Alex Orailoğlu. "SYNCBIST: SYNthesis for Concurrent Built-In Self-Testability" *1994 International Conference on Computer Design*, Cambridge, Mass., October 1994, pp. 101-104.
90. Laurence Goodby, Alex Orailoğlu and Paul Chau. "A High-Level Synthesis Methodology for Low-Power VLSI Design" *1994 Symposium on Low Power Electronics*, San Diego, CA, pp. 48-49, October 1994.
91. Karin Högstedt and Alex Orailoğlu. "Integrating Binding Constraints in the Synthesis of Area-Efficient Self-Recovering Microarchitectures" *1994 International Conference on Computer Design*, Cambridge, Mass., October 1994, pp. 331-334 .
92. Ian G. Harris and Alex Orailoğlu. "Microarchitectural Synthesis of VLSI Designs with High Test Concurrency" *1994 Design Automation Conference*, San Diego, CA, June 1994, pp. 206-211.
93. Alex Orailoğlu and Ian G. Harris. "Rapid Prototyping of Self-Testable VLSI Designs" *Government Microcircuit Applications Conference*, San Diego, CA, November 1994, pp. 25-28.
94. Ramesh Karri and Alex Orailoğlu. "Area-Efficient Fault Detection During Self-Recovering Microarchitecture Synthesis" *1994 Design Automation Conference*, San Diego, CA, June 1994, pp. 552-556.
95. Ian G. Harris and Alex Orailoğlu. "Fine-Grained Concurrency in Test Scheduling for Partial Intrusion BIST", *Proceedings of the 1994 European Design and Test Conference*, pp. 119-123, February 1994.
96. Ramesh Karri and Alex Orailoğlu. "High-Level Synthesis of Fault-Secure Microarchitectures" *Proceedings of the 30th Design Automation Conference*, pp. 429-433, June 1993.
97. Ramesh Karri, Karin Högstedt and Alex Orailoğlu. "Rapid-Prototyping of Fault-Tolerant VLSI Systems" *Proceedings of the 1994 High-Level Synthesis Symposium*, Niagara Falls, Canada, May 1994, pp. 126-131.
98. Alex Orailoğlu and Ian G. Harris. "Test Path Generation and Test Scheduling for Self-Testable Designs", *Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors*, Cambridge, Mass., October 1993, pp. 528-531.
99. Ramesh Karri and Alex Orailoğlu. "Simulated Annealing Based Yield Enhancement of Layouts" *Proceedings of the Fourth Great Lakes Symposium on VLSI*, pp. 166-169, March 1994.
100. Ramesh Karri and Alex Orailoğlu. "Synthesis of Optimal Self-Recovering MicroArchitectures" *Proceedings of the 23rd International Symposium on Fault-Tolerant Computing*, pp. 512-521, June 1993.

101. Ramesh Karri and Alex Orailoğlu. "Transformation-Based Synthesis of Fault-Tolerant ASICs" *Proceedings of the 29th IEEE/ACM Design Automation Conference*, pp. 662-665, June 1992.
102. Ramesh Karri and Alex Orailoğlu. "Scheduling with Rollback Constraints in High-Level Synthesis of Self-Recovering ASICs" *Proceedings of the 22nd IEEE Annual International Symposium on Fault-Tolerant Computing*, pp. 519-526, July 1992.
103. Ian G. Harris and Alex Orailoğlu. "Intertwined Scheduling, Module Selection and Allocation in Time-and-Area Constrained Synthesis" *Proceedings of the International Symposium on Circuits and Systems*, pp. 1682-1685, May 1993.
104. Ramesh Karri and Alex Orailoğlu. "A Framework For Synthesizing Fault-Tolerant Microarchitectures", *Proceedings of IEEE Custom Integrated Circuits Conference*, pp. 5.6.1-5.6.4, May 1993.
105. Alex Orailoğlu and Ramesh Karri. "High-Level Synthesis of Self-Recovering MicroArchitectures" *Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors*, pp. 286-289, October 1992.
106. Ramesh Karri and Alex Orailoğlu. "High-Level Synthesis of Fault-Tolerant ASICs" *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 419-422, May 1992.
107. Alex Orailoğlu and Ramesh Karri. "A Design Methodology for the High-Level Synthesis of Fault-Tolerant ASICs" *Proceedings of the 1992 IEEE Workshop on VLSI Signal Processing*, pp. 417-426, October 1992.
108. Alex Orailoğlu and Daniel D. Gajski. "Flow Graph Representation" *Proceedings of the 23rd IEEE-ACM Design Automation Conference*, Las Vegas, Nevada, pp. 503-509, June 1986.
109. Ramesh Karri and Alex Orailoğlu. "Transformation-Based Register Optimization in High-Level Synthesis" *Proceedings of the Asilomar Conference on Signals, Systems, and Computers*, pp. 894-898, October 1992.
110. Ramesh Karri and Alex Orailoğlu. "Pipeline Data Path Synthesis of Fault-Tolerant MicroArchitectures" *Proceedings of the 35th IEEE MidWest Symposium on Circuits and Systems*, pp. 1572-1575, August 1992.
111. Ramesh Karri and Alex Orailoğlu. "ALPS: Algorithm for Pipelined Data Path Synthesis" *Proceedings of the 24th IEEE-ACM Annual International Symposium on Microarchitectures*, pp. 124-132, November 1991.
112. Daniel D. Gajski, Alex Orailoğlu, Robert Kuhn and Charles Bosco. "An Expert Silicon Compiler" *IEEE Custom Integrated Circuits*, Rochester, New York, pp. 116-119, May 1986.
113. Amir Hekmatpour, Alex Orailoğlu, and Paul Chau. "KINTESS: Knowledge-Based Expert System CAD for ASIC Technology Selection" *Proceedings of the Government Microcircuit Applications Conference*, Orlando, Florida, 1989.
114. Alex Orailoğlu, Daniel D. Gajski, and Robert Kuhn. "DESCART: An Expert Silicon Compiler for Fast Prototyping" *Proceedings of the Government Microcircuit Applications Conference*, Orlando, Florida, pp. 125-129, November 1985.

REFEREED WORKSHOP PUBLICATIONS

1. Barış Arslan and Alex Orailoğlu. “Perfect Conservation of Diagnostic Information in Aggressive Reduction of SOC Test Bandwidth and Use” *Formal Proceedings of the IEEE European Test Workshop*, May 2003, pp. 13-14.
2. Erika Cota, Luigi Carro, Alex Orailoğlu and Marcelo Lubaszewski. “Generic x Detailed Search for TAM Definition in Core-Based Systems” *Proceedings of the Latin American Test Workshop*, February 2003.
3. Peter Petrov and Alex Orailoğlu. “Instruction Memory Transformations for Low-power Application-Specific Embedded Processors” *Proceedings of the 1st Workshop on Application Specific Processors*, November 2002.
4. Özgür Sinanoğlu, İsmet Bayraktaroğlu and Alex Orailoğlu. “Dynamic Test Data Transformation for Average and Peak Power Reductions” *Formal Proceedings of the IEEE European Test Workshop*, May 2002, pp. 113-118.
5. Özgür Sinanoğlu and Alex Orailoğlu. “Aliasing-free Space and Time Compaction for Embedded Cores” *Proceedings of the IEEE International Workshop on Testing Embedded Core-based Systems*, May 2001.
6. Peter Petrov and Alex Orailoğlu. “Application-Driven Customization for Embedded Processors: The Partitioned Cache Architecture” *Proceedings of the International Workshop on Software and Compilers for Embedded Systems*, March 2001.
7. İsmet Bayraktaroğlu and Alex Orailoğlu. “Improved methods for fault diagnosis in scan-based BIST” *Proceedings of the Latin American Test Workshop*, February 2001, Cancun, Mexico, pp. 169-172.
8. Şule Özev and Alex Orailoğlu. “Block-Based Test Integration for Analog Integrated Circuits” *Proceedings of the IEEE Latin American Test Workshop*, Rio de Janeiro, Brazil, March 2000, pp. 128-133.
9. Yiorgos Makris and Alex Orailoğlu. “Exploiting Off-Line Hierarchical Test Paths in Module Diagnosis and On-Line Test” *Proceedings of the IEEE Latin American Test Workshop*, Rio de Janeiro, Brazil, March 2000, pp. 250-255.
10. İsmet Bayraktaroğlu and Alex Orailoğlu. “Combined OnLine/OffLine Test Solutions for Digital Filters” *Proceedings of the Fifth IEEE International On-Line Testing Workshop*, Rhodes, Greece, July 1999, pp. 34-38.
11. Andre Hertwig, Samuel N. Hamilton and Alex Orailoğlu. “Utilizing Off-Line BIST Circuitry for the On-Line Test of FSMs” *Proceedings of the Fourth IEEE International On-Line Testing Workshop*, Capri, Italy, June 1998, pp. 42-46.
12. Ian Harris and Alex Orailoğlu. “Behavioral Synthesis to Target Hard-to-Test BIST Faults” *Proceedings of the 2nd IEEE International High Level Design Validation and Test Workshop*, Oakland, CA, pp. 60-67, November 1997.
13. Samuel N. Hamilton and Alex Orailoğlu. “Concurrent Fault Isolation and Recovery in ASICs” *Proceedings of the Third IEEE International On-Line Testing Workshop*, pp. 136-140, July 1997, Heraklion, Greece.

14. Alex Orailoğlu. "On-Line Fault Resilience Through Gracefully Degradable ASICs" *Proceedings of the Second IEEE International On-Line Testing Workshop*, Biarritz, France, pp. 192-195, July 1996.
15. Ian G. Harris and Alex Orailoğlu. "Effective Test Path Definition Assisted by High-Level Synthesis Modifications", *Proceedings of the Fourth Synthesis and Simulation (SASIMI) Workshop*, Nara, Japan, October 1993, pp. 187-195.
16. Ian Harris, Mahsa Vahidi and Alex Orailoğlu. "High-Level Synthesis of Self-Testable VLSI Designs" *Proceedings of the First IEEE International On-Line Testing Workshop*, Nice, France, pp. 98-101 July 1995.

REFEREED WORKSHOP PRESENTATIONS

1. Barış Arslan and Alex Orailoğlu. "Aggressive SOC Test Response Compaction with Full Diagnostic Information Conservation" *International Test Synthesis Workshop*, March 2003.
2. Yiorgos Makris and Alex Orailoğlu. "Test Requirement Analysis for Low Cost Hierarchical Test Path Construction" *Workshop on RTL ATPG and DFT*, Nara, Japan, November 2001.
3. Özgür Sinanoğlu and Alex Orailoğlu. "Symbol Based Parallel RT-Level Fault Simulation" *International Test Synthesis Workshop*, March 2001.
4. Sobeeh Almkhaizim, Peter Petrov and Alex Orailoğlu. "A Methodology for Software-Based Testing of Processor Control Subsystems: The Branch Prediction Case" *Proceedings of the International Test Synthesis Workshop*, March 2001. **Best Presentation Award**
5. Ian Harris, Mahsa Vahidi and Alex Orailoğlu. "Microarchitectural Synthesis of Self-Testable VLSI Designs with High Test Concurrency" *First International Test Synthesis Workshop*, Santa Barbara, CA, May 1994.
6. Laurence Goodby and Alex Orailoğlu. "Test Synthesis Issues in High Performance DSP Applications" *Third International Test Synthesis Workshop*, Santa Barbara, CA, May 1996.
7. Ian Harris and Alex Orailoğlu. "High-Level Synthesis of Self-Testable Circuits through Fast Behavioral Fault Simulation" *First IEEE International High Level Design Validation and Test Workshop*, Oakland, CA, November 1996.
8. Yiorgos Makris and Alex Orailoğlu. "Property-Based RTL Test Justification and Propagation Analysis" *Fifth IEEE International Test Synthesis Workshop*, Santa Barbara, CA, March 1998.
9. Şule Özev and Alex Orailoğlu. "A Test Translation Scheme for Mixed-Signal Systems" *Sixth IEEE International Test Synthesis Workshop*, Santa Barbara, CA, March 1999.