

Optimization of Package Power Delivery and Power Removal Solutions to meet Platform level Challenges

Kaladhar Radhakrishnan

Michael J. Hill

Kemal Aygün

Chia-Pin Chiu

Gaurang Choksi

Agenda

- **Metrology for Platform Level Power Delivery Characterization**
- **New Power Delivery Architecture and Thermal Considerations for Multi-Core Servers**
- **Recent Advances in Package Power Delivery and Power Removal Solutions**




Agenda

- **Metrology for Platform Level Power Delivery Characterization**
- **New Power Delivery Architecture and Thermal Considerations for Multi-Core Servers**
- **Recent Advances in Package Power Delivery and Power Removal Solutions**

Enabling Platform Level Power Delivery Characterization


- The Power Delivery Network
- Time Domain Validation
- What is $Z(f)$?
- Measurement Setup
- Application Examples
- Status & Plans

Typical Power Delivery Network




Time Domain Validation

Voltage Transient Test (VTT) Tool




Test Platform



$$\text{Loadline} = \Delta V / \Delta I$$

- VTT tool is used as CPU emulator
- Drawbacks with TD validation
 - VTT tool rise time different from that of processor
 - Not enough insight about the PD solution

What is Z(f)?




Fourier Transform can be used to determine frequency content of a time domain signal


$$V(f) = \text{FFT}\{v(t)\}$$
$$I(f) = \text{FFT}\{i(t)\}$$

$$Z(f) = V(f) / I(f)$$



Platform Z(f) – Measurement Setup




Time & Frequency Domains




FFT




FFT





$$Z(f) = V(f) / I(f)$$




Time & Frequency Domains




FFT



FFT



Sweep frequency to populate the data points on the impedance profile plot



Automation


The screenshot displays a software interface for automated impedance measurement. It features several control panels and a main measurement window.

- Station:** Radio buttons for Station #1 and Station #2.
- Scope:** Radio buttons for AG5484(5)5A and TDS684C. An **initialize scope** button is located below.
- Scope Settings:** Includes a **Set** button, **Trig Level (mV)** set to 700, and **Tigger Channel** set to Ch3.
- COM port setting:** Includes a dropdown menu set to 4, and buttons for **DAC0** (07FE), **DAC1** (0000), and **DAC2** (0000).
- Measurement Parameters:** **NFreq** is set to 100. Below it are three input fields with values 1, 0, and 60.
- Main Measurement Window:** Shows a plot of impedance magnitude versus frequency. The **actual f (kHz)** is 3.266667. The plot shows a peak at 3.266667 kHz. The **imin (A)** is 0, **imax (A)** is 60, and **imag (A)** is 60. The plot is labeled **Measuring impedance...** and includes an **Exit** button.

Speci
Curre

Platform Z(f) can be found in ~3-5 minutes

Typical Platform Z(f)




Application – LGA775 platform

Bulk Caps



MLCC Caps

- 10 x 560 uF Bulk Caps
12 x 22 uF MLCC Caps
- 10 x 820 uF Bulk Caps
12 x 22 uF MLCC Caps
- 10 x 820 uF Bulk Caps
16 x 22 uF MLCC Caps
2 x 47uF MLCC Caps



Status & Plans for OEM Deployment

- **Setup and plans demonstrated to OEMs**
 - Aug 5 Intel Power Summit at Dupont, WA
- **Customer version of the automation tool is currently being developed**
 - Tool will be designed to support different measurement setups using multiple scopes
 - Automation tool will be made available to the OEMs along with the next release of the VTT tool

Summary

- **Capability developed for fully automated platform impedance profile measurements**
- **Steps underway for deployment of measurement capability to OEMs**

Agenda


- **Metrology for Platform Level Power Delivery Characterization**
- **New Power Delivery Architecture and Thermal Considerations for Multi-Core Servers**
- **Recent Advances in Package Power Delivery and Power Removal Solutions**

Novel PD Architecture and Thermal Considerations for Multi-Core Servers

- Itanium Server PD Architecture
- Xeon Server PD Architecture
- Motivation for new architecture
- New PD Scheme for Multi-Core Servers
- Thermal Considerations



Itanium Server PD Architecture

- Power is supplied through a power pod
- Power is delivered through a topside power connector from one side of the package



Xeon Server PD Architecture


- Power is supplied through pins on the socket
- Power is supplied from the voltage regulator through the pins from two sides on the package



Motivation for New Architecture


- Power Delivery performance is limited with either PD architecture
- MB Real Estate for Power Delivery
- Opportunity for synergy between the Xeon and Itanium servers

New Power Delivery Architecture




New Architecture – Package Details

- Four-sided power delivery scheme for improved performance
- Dedicated power connector is more scalable



Cross-Section




- VR components moved to the VR board to free up MB real estate
- New TIM3 material introduced to cool VR components

Thermal Considerations

- **CPU Cooling**
 - Increased die size due to multiple cores improves CPU cooling capacity
- **VR Components**
 - Increased power dissipation from the VR components due to the increasing current levels
 - New TIM3 material introduced to keep VR component temperature under spec
- **Power Connector**
 - Joule heating in the power delivery path can drive up power connector temperature
 - Need to contain maximum current through connector pins


Thermal Analysis of the VR Board

- Global model to obtain temperature distribution across VR board



Thermal Analysis of the Connector

- Local model to estimate connector self-heating as a function of current through the pin



Summary

- **Novel PD architecture introduced for multi-core servers**
 - 4 sided power delivery for better performance
 - Dedicated power connector makes the new architecture more scalable
- **Unified platform strategy for Xeon and Itanium server products**
- **TIM3 material introduced to help keep VR and power connector temperature under spec**


Agenda

- **Metrology for Platform Level Power Delivery Characterization**
- **New Power Delivery Architecture and Thermal Considerations for Multi-Core Servers**
- **Recent Advances in Package Power Delivery and Power Removal Solutions**


Advances in Package Power Delivery and Power Removal Solutions

- Desktop & Mobile Loadline Trends
- Evolution of Capacitors
- Advances in Socket Technology
- Package Technology Improvements
- Summary


Desktop & Mobile Loadline Trends




Capacitor Technology




0805 2T Capacitor



0805 IDC



0603 IDC




Array Capacitor

- **Capacitor technology has evolved over the years**
 - Transitioned from 2T capacitors to 0805 IDCs starting with processors in the 130 nm node
 - Processors in the 65 nm node have started using 0603 IDCs
 - Future generation processors could potentially use array capacitors if the technology warrants it

Capacitor Example


- Reducing body size drives up capacitor count

Single Core Processor



(16 x 0805 IDCs)


Dual Core Processor




(35 x 0603 IDCs)

Impedance Profile Comparison


Impedance vs. Frequency




Socket Technology



Socket 370
49.5 x 49.5 mm



Socket 478
35 x 35 mm





Socket 775
37.5 x 37.5 mm



- Improvement in socket technology has enabled us to scale the pitch and fit more pins for a given area

Package Resistance

90nm Processor Package




65nm Processor Package



- Packages for the 65nm processors have increased copper in the core layers to reduce resistance



Power Removal Strategies



- **Packaging Strategy**
 - Hot spot mitigation
 - Reduction in thermal resistance (bulk & interface)
- **Heat Sink Strategy**
 - Material & Geometry Optimization
 - Cost effective manufacturability



Hot Spot mitigation

Example: Itanium



Integrated heat pipe

Example: Pentium 4




High conductivity Interface Material

Polymer -> Solder

Integrated Heat Spreader

Heat Sink Technology



Summary

- The power delivery impedance target has been shrinking steadily over the years
- Capacitor technology has been steadily improving to address high frequency noise
- Improvements in socket and package technology help reduce DC resistance
- Use of the heat spreader and better TIM material have reduce package thermal resistance
- Heat sink technology has been improving to enhance cooling capability without driving up cost

**Please fill out the
Session Evaluation
Form.**

Thank You!