Instruction Set Architecture

or

“How to talk to computers if you aren’t on Star Trek”

How to Speak Computer

- **High Level Language Program**
- **Compiler**
- **Assembly Language Program**
- **Assembler**
- **Machine Language Program**
- **Machine Interpretation**
- **Control Signal Spec**
- **ALUOP[0:3] <= InstReg[9:11] & MASK**

Temp = v[k];

v[k] = v[k+1];
v[k+1] = temp;

lw $15, 0($2)
lw $16, 4($2)
sw $16, 0($2)
sw $15, 4($2)

temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;

CSE 240A

Crafting an ISA

- Designing an ISA is both an art and a science
- ISA design involves dealing in an extremely rare resource
  - instruction bits!
- Some things we want out of our ISA
  - completeness
  - orthogonality
  - regularity and simplicity
  - compactness
  - ease of programming
  - ease of implementation

CSE 240A

Where are the instructions?

- **Harvard architecture**
- **Von Neumann architecture**

“stored-program” computer

CSE 240A
Key ISA decisions

- operations
  - how many?
  - which ones

- operands
  - how many?
  - location
  - types
  - how to specify?

- instruction format
  - size
  - how many formats?

\[ y = x + b \]

operation

source operands

destination operand

how does the computer know what 0001 0100 1101 1111 means?

Choice 1: Operand Location

- Accumulator
- Stack
- Registers
- Memory

We can classify most machines into 4 types: accumulator, stack, register-memory (most operands can be registers or memory), load-store (arithmetic operations must have register operands).

Choice 1B: How Many Operands?

Basic ISA Classes

**Accumulator:**

1 address

add A

acc ← acc + mem[A]

**Stack:**

0 address

add

tos ← tos + next

**General Purpose Register:**

2 address

add A B

EA(A) ← EA(A) + EA(B)

3 address

add A B C

EA(A) ← EA(B) + EA(C)

**Load/Store:**

3 address

add Ra Rb Rc

Ra ← Rb + Rc

load Ra Rb

Ra ← mem[Rb]

store Ra Rb

mem[Rb] ← Ra

A load/store architecture has instructions that do either ALU operations or access memory, but never both.

Alternative ISA’s

**A = X*Y - B*C**

Stack Architecture | Accumulator | GPR | GPR (Load-store)

Accumulator

Stack

Memory

A

? X

Y

3

B

4

C

5

temp

?
Choice 2: Addressing Modes

how do we specify the operand we want?

- Register direct R3 \( \rightarrow \) R6 = R5 + R3
- Immediate (literal) #25 \( \rightarrow \) R6 = R5 + 25
- Direct (absolute) M[10000] \( \rightarrow \) R6 = M[10000]
- Register indirect M[R3] \( \rightarrow \) R6 = M[R3]
  (a.k.a register deferred)
- Memory Indirect M[M[R3]] \( \rightarrow \) ...
- Displacement M[R3 + 10000] \( \rightarrow \) ...
- Index M[R3 + R4] \( \rightarrow \) ...
- Scaled M[R3 + R4*d + 10000] \( \rightarrow \) ...
- Autoincrement M[R3++] \( \rightarrow \) ...
- Autodecrement M[R3--] \( \rightarrow \) ...


Addressing Mode Utilization

<table>
<thead>
<tr>
<th>Addressing Mode</th>
<th>TeX</th>
<th>spice</th>
<th>gcc</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory indirect</td>
<td>1%</td>
<td>6%</td>
<td>1%</td>
</tr>
<tr>
<td>Scaled</td>
<td>0%</td>
<td>6%</td>
<td>16%</td>
</tr>
<tr>
<td>Register deferred</td>
<td>3%</td>
<td>11%</td>
<td>43%</td>
</tr>
<tr>
<td>Immediate</td>
<td>17%</td>
<td>39%</td>
<td>32%</td>
</tr>
<tr>
<td>Displacement</td>
<td>32%</td>
<td>40%</td>
<td>55%</td>
</tr>
</tbody>
</table>

Conclusion?


Displacement Size

- Conclusions?

Choice 3: Which Operations?

- arithmetic
  - add, subtract, multiply, divide
- logical
  - and, or, shift left, shift right
- data transfer
  - load word, store word
- control flow

Does it make sense to have more complex instructions?
- e.g., square root, mult-add, matrix multiply, cross product ...
Types of branches (control flow)

- conditional branch
- jump
- procedure call
- procedure return

beq r1, r2, label
jump label
call label
return

Conditional branch

- How do you specify the destination (target) of a branch/jump?
- How do we specify the condition of the branch?

Branch distance

Conclusions?

Branch condition

Condition Codes
- Processor status bits are set as a side-effect of arithmetic instructions
- or explicitly by compare or test instructions.
ex: sub r1, r2, r3
bgt r1, label

Condition Register
- Ex: cmp r1, r2, r3
- bgt r1, label

Compare and Branch
- Ex: bgt r1, r2, label
**Choice 4: Instruction Format**

- **Fixed (e.g., all RISC processors – SPARC, MIPS, Alpha)**
  
<table>
<thead>
<tr>
<th>opcode</th>
<th>addr1</th>
<th>addr2</th>
<th>addr3</th>
</tr>
</thead>
</table>

- **Variable (VAX, ...)**

  | opcode+ | spec1 | addr1 | spec2 | addr2 | ... | specn | addrn |

- **Hybrid**

  ![Diagram of hybrid instruction format]

- Tradeoffs?
- Conclusions?

---

**The Customer is Always Right**

- Compiler is primary customer of ISA
- Features the compiler doesn’t use are wasted
- Register allocation is a huge contributor to performance
- Compiler-writer’s job is made easier when ISA has
  - regularity
  - primitives, not solutions
  - simple trade-offs
- Summary -> simplicity over power

---

**Our desired ISA**

- Registers, Load-store
- Addressing modes
  - immediate (8-16 bits)
  - displacement (12-16 bits)
  - register deferred (register indirect)
- Support a reasonable number of operations
- Don’t use condition codes
- Fixed instruction encoding/length for performance
- regularity (several general-purpose registers)

---

**MIPS instruction set architecture**

- 32 32-bit general-purpose registers
  - R0 always equals zero
  - 32 or 16 FP registers
- 8-, 16-, and 32-bit integers, 32- and 64-bit fp data types
- immediate and displacement addressing modes
  - register deferred is a subset of displacement
- 32-bit fixed-length instruction encoding
MIPS Instruction Format

• MIPS is a classic RISC architectures (as are SPARC, Alpha, PowerPC, …)
• RISC stands for Reduced Instruction Set Computer. RISC architectures are load-store, few formats, minimal instruction sets.
• They were in contrast to the 70s and 80s which proliferated CISC ISAs (VAX, Intel x86, various IBM), which were characterized by complex and comprehensive instruction sets, and complex instruction decoding.
• RISC architectures thrived not because they supported fewer operations, but because they enabled parallelism.

MIPS Operations and ISA

• Read on your own!
• Get comfortable with MIPS instructions and formats

ISA Key Points

• Modern ISA’s typically sacrifice power and flexibility for regularity and simplicity; code density for parallelism and throughput.
• Instruction bits are extremely limited, particularly in a fixed-length instruction format.
• Registers are critical to performance – we want lots of them, and few strings attached.
• Displacement addressing mode handles the vast majority of memory reference needs.