
First Name:

Last Name:

PID:

Problem 1. (10 points)


Determine the maximum frequency of the clock, given:

$$T_{\text{setup}} = 2\text{ns}$$

$$T_{\text{pd}} = 2\text{ns}$$

$$T_{\text{hold}} = 1.5\text{ns}$$

$$T_{\text{AND/OR}} = 1\text{ns (AND/OR gates delay)}$$



Solution:

Critical path: OR -> AND -> D-FF:

$$T_{\text{period}} > T_{\text{pd}} + T_{\text{OR}} + T_{\text{AND}} + T_{\text{setup}} = 2+1+1+2=6\text{ns}$$

$$\text{Frequency} < 1/6\text{ns}$$


First Name:

Last Name:

PID:


Problem 2. (10 points)

(a) Determine the worst-case delay between the points X and I for the circuit below in terms of nMOS resistance, R_n , and gate capacitance C_g . Assume $R_p = 2R_n$.



Solution:

The delay at $X = 6R_nC_g$



(b) What does this circuit do?

Solution:

Negative edge triggered Master-slave D flip-flop

First Name:

Last Name:

PID:

Problem 3. (20 points)

A Mealy machine has one input X and one output Z . Given the following state transition table, use the *implication chart method* to minimize the number of states.

Present State	Next State		Output Y	
	X = 0	X = 1	X = 0	X = 1
S ₀	S ₁	S ₄	0	0
S ₁	S ₂	S ₁	0	0
S ₂	S ₁	S ₆	0	0
S ₃	S ₁	S ₃	0	0
S ₄	S ₅	S ₄	0	0
S ₅	S ₂	S ₁	0	0
S ₆	S ₅	S ₃	0	1

Solution:

a) Label the rows and columns with states, and then fill the implication chart

S1	S1=S2 S1=S4					
S2	S1=S1 S4=S6	S1=S2 S1=S6				
S3	S1=S1 S3=S4	S1=S2 S1=S3	S1=S1 S3=S6			
S4	S1=S5 S4=S4	S2=S5 S1=S4	S1=S5 S4=S6	S1=S5 S3=S4		
S5	S1=S2 S1=S4	S2=S2 S1=S1	S1=S2 S1=S6	S2=S1 S1=S3	S2=S5 S1=S4	
S6	X	X	X	X	X	X
	S0	S1	S2	S3	S4	S5

First Name: _____

Last Name: _____

PID: _____

Problem 3. cont..

b) Show the Maximal Class of Compatibility. Fill in as many groups as necessary.

g0: {S0, S3, S4}

g1: {S1, S5}

g2: {S2}

g3: {S6}

g4: _____

g5: _____

g6: _____

c) Identify a set that satisfies both covering and closure conditions on minimal class of compatibility. List the resulting state transitions and outputs in a table. Fill in as many rows of the table as necessary.

Present State	Next State		Output Y	
	X = 0	X = 1	X = 0	X = 1
g0	g1	g0	0	0
g1	g2	g1	0	0
g2	g1	g3	0	0
g3	g1	g0	0	1
g4				
g5				
g6				


First Name:

Last Name:

PID:

Problem 4. (15 points)

Implement a state assignment using three guidelines based on next state and input/outputs for the state diagram below.



Solution:

Highest priority states: 2 (S4, S5), 2 (S2, S3)

Medium priority states: S2, S3

Lowest priority states: 0/0: {S0, S1, S3, S4, S5}

1/0: {S0, S1, S2, S3, S4, S5}

Q2\Q1Q0

S0	S3	S4	S1
	S2	S5	

*It should be noted that alternative solutions could exist

First Name:

Last Name:

PID:

Problem 5. (15 points)


(a) Design a basic cell of a universal shift register that satisfies the following:

- Uses a positive edge-triggered *T-flip flops* as internal storage
- Has two select bits, S_0 and S_1 , to determine the shift function as follows:


S_0	S_1	Function
0	0	Shift left
0	1	Shift right
1	0	Load new value
1	1	Hold the state

Solution:

First we need to implement a D-FF from a T-FF as follows:



Then we use the D-FF to implement the basic cell of the universal shift register as follows:



First Name:

Last Name:


PID:

Problem 5. cont..

(b) Construct a circuit to perform the operation of *multiplying a 4-bit number by 2 and adding 1* using the basic cell of part (a) with NO additional logic gates.

We perform that through the use of a shift register structure, shift right, and inserting a 1 at the LSB side

$$2 * X_1 X_2 X_3 X_4 + 1 = X_2 X_3 X_4 1$$



First Name:


Last Name:

PID:

Problem 6. (15 points)

Design a minimum state FSM that gives 1 as output if the total number of both 0's and 1's received is odd, otherwise it outputs 0. Draw its diagram.

Solution:



State 00: Even #0's & even #1's

State 01: Odd #0's & even #1's

State 10: Odd #0's & odd #1's

State 11: Odd #1's & even #0's

First Name:

Last Name:

PID:

Problem 7. (15 points)

Using the following state transition table, implement the next state output, $S1+$, using J - K flip-flops with minimal logic gates.

I (Input)	Current state		Next state		Output
	S1	S0	S1+	S0+	
0	0	0	0	1	0
0	0	1	0	0	0
0	1	0	1	1	0
0	1	1	1	0	1
1	0	0	1	1	0
1	0	1	1	0	1
1	1	0	0	1	0
1	1	1	0	0	0

Solution:

Using K-map, the functions of J and K that are required to implement $S1+$ are shown in the following:

$$K^+ = I$$

$$J^+ = I$$




First Name:

Last Name:

PID:

Problem 8. (BONUS) (10 points)

Draw the state diagram implemented by the circuit below. What does this circuit do?



Solution:

I1	I0	C1	C0	C1+	C0+
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	1	1
0	1	0	0	0	1
0	1	0	1	1	0
0	1	1	0	1	1
0	1	1	1	0	0
1	0	0	0	1	1
1	0	0	1	0	0
1	0	1	0	0	1
1	0	1	1	1	0
1	1	0	0	1	0
1	1	0	1	1	1
1	1	1	0	0	0
1	1	1	1	0	1


Stop counting

Count up by 1

Count down by 1

Count up by 2

I0, I1



First Name:

Last Name:

PID:

This page is intentionally left blank. Use as scratch paper or to provide additional answers.