2013 Fall CSE140L

Digital Systems Laboratory

by

Dr. Choon Kim

CSE Department
UCSD
**CSE140L Overview**
(by Dr. Choon Kim)

**Three main goals (HW/CAD tool used)**

1. Introduction to **Electronic Design CAD** tool (**Altera Quartus II CAD SW**)
2. Comb. & Sequential Logic Design, Simulation, Debugging, Synthesis & Testing skills using **HDL** (**Verilog**)
3. Real System Implementation & Testing on **FPGA Board** using **Real-time Clock** (**Altera Cyclone II FPGA Board**)

**LAB Activities**

(note: Details may be changed if necessary)

- **LAB#1**: Comb. Circuit design using Schematic Capture
  - 3-way Light Controller, 2:1 MUX, Majority, Decimal-to-Binary converter.

- **LAB#2**: Comb. & Sequential Circuit using Verilog
  - Binary Multiplier, Modulo Counter, Real-time clock, Timer, Bouncing Red Ball system design

- **Midterm Exam**

- **LAB#3**: FSM system design: Soda Vending Machine Controller Design
  - FSM system design: Soda Vending Machine Controller Design

- **LAB#4**: A small computer system design with common & special instructions (testing done by instructions testing done by Assembly/Binary test codes)

- **Final Exam**: Closed book exam covering all

**Complexity**

**Time**
Preparations
(See course webpage)

1. Install **CAD SW** on your computer. A directory, C:\altera\90sp2\..., may be created on your computer.

2. Purchase a **Cyclone II FPGA Starter Development Kit**(a.k.a. **DE1 kit**).
Welcome to CSE140L
DE1 Board Kit

- 7.5V DC Power Supply Connector
- USB Blaster Port
- Mic in
- Line In
- Line Out
- VGA Video Port
- RS-232 Port
- 24-bit Audio CODEC
- Power ON/OFF Switch
- 27MHz Oscillator
- 50MHz Oscillator
- 24MHz Oscillator
- Altera USB Blaster Controller chipset
- Altera EPCS4 Configuration Device
- RUN/PROG Switch for JTAG/AS Modes
- 7-SEG Display Module
- 10 Red LEDs
- 10 Toggle Switches
- 8Mbyte SDRAM
- 512Kbyte SRAM
- 4Mbyte Flash Memory
- Expansion Header 2 (JP2) (with Resister Protection)
- Expansion Header 1 (JP1) (with Resister Protection)
- Altera 90nm Cyclone II FPGA with 20K LEs
- SD Card Socket
- 8 Green LEDs
- SMA External Clock
- 4 Push-button Switches
- PSI/2 Port
FPGAs (Field Programmable Gate Arrays)

Disadvantages: Penalty on area, density, speed
Advantages: Flexibility, low startup costs, low risk, revisions without changing the hardware

-SRAM based (Flash memory)
-Antifuse
After installing CAD SW, study & practice the following documents and become familiar with DE1 Board operation

During your study, it will help you later if you pay close attention to I/O ports and their operation.

a) inputs, e.g., SW(Switches), KEY(PushButton), and
b) outputs, e.g., LEDG(LED green), LEDR(LED red), HEX(7-segment display).

- Getting Started with Altera’s DE1 Board (Here, make sure you install a USB-Blaster Driver properly on your PC. It should work. In case of trouble during Driver installation, you may try this new driver.)
- DE1 User Manual (Ch1,2,4 contain useful information needed for our LAB projects)
- Quartus II Introduction Using Schematic Design (Here, follow the tutorial and complete the design. Implement a light controller circuit on DE1 board by following the step-by-step instructions described in the document.)
What is CAD flow?
Figure 1. Typical CAD flow.
CAD flow

• **Design Entry** – the desired circuit is specified either by means of a schematic diagram, or by using a hardware description language, such as Verilog or VHDL

• **Synthesis** – the entered design is synthesized into a circuit that consists of the logic elements (LEs) provided in the FPGA chip

• **Functional Simulation** – the synthesized circuit is tested to verify its functional correctness; this simulation does not take into account any timing issues
CAD flow

• **Fitting** – the CAD Fitter tool determines the placement of the LEs defined in the netlist into the LEs in an actual FPGA chip; it also chooses routing wires in the chip to make the required connections between specific LEs.

• **Timing Analysis** – propagation delays along the various paths in the fitted circuit are analyzed to provide an indication of the expected performance of the circuit.

• **Timing Simulation** – the fitted circuit is tested to verify both its functional correctness and timing.

• **Programming and Configuration** – the designed circuit is implemented in a physical FPGA chip by programming the configuration switches that configure the LEs and establish the required wiring connections.
General Design Flow

**Languages:**
- C, System C,
- Verilog, VHDL

**Types:**
- Behavior Description
- Structure Description

**Algorithm Architecture**
- Register Transfer Level Description
  - Logic Synthesis
  - Netlist of Logic
    - Placement, Routing
    - Physical Layout
      - Mask Fabrication
      - FPGAs

1. Design Specification: Hardware Description
2. Synthesis: Logic, Physical Layout
3. Analysis: Functional, Timing Verification
Example: Combinational circuit design flow:

Design requirements

=> Truth Table

=> (minimized) Boolean equation for each output

=> CAD Design flow

=> system on HW(FPGA, Board)
Combinational Logic

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>16 different outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0000000011111111</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0001111100001111</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0011001100110011</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0101010101010101</td>
</tr>
</tbody>
</table>

Q: What is the name of logic function for each output?

(e.g., AND, NOT, XOR, etc.)
Q: How to design N-way light controller?
Example: 2-way light controller design

Figure 11. The light controller circuit.
Combinational circuit design flow (cont'd):

Example: 2-way light controller (or N-way light controller in general)

Assuming the initial condition of “the output is OFF when input $x_1=x_2=0$ (=Down)”, the design requirement is

"Odd number of 1s in the input switches turns the output light ON, and even number of 1s in the input switches turns the output light OFF".

<table>
<thead>
<tr>
<th>$x_1$</th>
<th>$x_2$</th>
<th>$f$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0 (=OFF)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1 (=ON)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

$=> f = (\sim x_1 \ AND \ x_2) \ OR \ (x_1 \ AND \ \sim x_2) \Rightarrow \text{QuartusCAD}$

$=> \text{Sim.} \Rightarrow \text{Program in DE1 board} \Rightarrow \text{Testing}$

$=> \text{Demo to others !}$
Timing behavior

• Real circuits have **delays**!

• Gate delay – time for an output of the gate to change after its input changes

• We can simulate timing delays in Quartus II to see these delays

• **Tpd**

  Specifies the **maximum** acceptable **input** to **non-registered output** delay, that is,

  the time required for a signal from an **input pin** to propagate through combinatorial logic and appear at an **output pin**.
Gate delay

- Notice rise time, fall time, and gate delay:
Quartus II Timing Simulation

Notice the glitches and delay in the output
Digital Technologies

CPU (Central Processing Unit)
GPU (Graphics Processing Unit)
DSP (Digital Signal Processor)
SoC (System on Chip)
FPGA (Field Programmable Gate Array)
ASIC (Application Specific Integrated Circuit)
Custom Designs

etc.
Homework

• Can you implement a logic with NOT and NAND /NOR gate(s) only? Why?

Foe example,

<table>
<thead>
<tr>
<th>Operation</th>
<th>Expression</th>
<th>Equivalent Expression</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOT</td>
<td>( \sim A = \sim (A \text{ AND } A) )</td>
<td>( A \text{ NAND } A ), ( A \text{ NOR } A )</td>
</tr>
<tr>
<td>AND</td>
<td>( A \text{ AND } B = \sim (\sim (A \text{ AND } B)) )</td>
<td>( \sim (A \text{ NAND } B) ), ( \sim A \text{ NOR } \sim B )</td>
</tr>
<tr>
<td>OR</td>
<td>( A \text{ OR } B = \sim (\sim (A \text{ OR } B)) )</td>
<td>( \sim A \text{ NAND } \sim B ), ( \sim (A \text{ NOR } B) )</td>
</tr>
</tbody>
</table>

How about others? They are a combination of NOT, NAND/NOR, AND/OR.
Multiplexers

- Multiplexers (MUXes) are like selectors. There is one output, 2 or more inputs, and a “selector” input that determines which of those inputs gets outputed.
- Allows several devices to share one single line.

This is a 2:1 mux. It has 2 inputs, 1 output. Because there are only 2 inputs, S is one bit.

If S=0, then we output A.
If S=1, then we output B.
Multiplexers

-The truth table for the 1-bit 2:1 MUX.

<table>
<thead>
<tr>
<th>S</th>
<th>A</th>
<th>B</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

When S=0, the MUX will select A as its output. It doesn’t matter what B is.

Likewise, When S=1, B is selected as output.

Q: What is the boolean equation of this MUX?

\[ Z = ???? \]
- If $S$ is 0, then $I_0$ will pass and $I_1$ is blocked. Thus, $y=I_0$.
- Likewise, if $S$ is 1, $y=I_1$. 

Multiplexers