CSE 240A: Graduate Computer Architecture |
Announcements - Assignments - Project
Last updated: Saturday, 04-Dec-2010 14:04:41 PST
Instructor
|
Teaching Assistant
|
Class Meetings
Join and monitor this google group immediately: cse-240a-fa10 |
Office Hours
|
Project | 30% | To be discussed. |
---|---|---|
Midterm | 20% | Closed book. |
Final | 30% | Cumulative; closed book. |
Homework | 7% | Homeworks assigned through the course.
They aren't worth much, but if you don't do them, you will probably bomb the exams. Check-/Check+/Check Due in TA's mailbox 5 minutes before class. |
Paper Summaries | 7% | Periodically through the class; submit via google form at least 1 hour before class. |
Class Participation | 6% or more | In class, or in the google group |
Thu, September 23 | Overview, Administrivia, Tech Trends | Read Appendix A (if your arch is rusty), 1.1-1.12 | slides |
Tue, September 28 | Technology | Read Appendix B (if your arch is rusty); Read this paper for Tues, Oct 5. | slides |
Thu, September 30 | Technology Scaling, Performance | slides | |
Tue, October 05 | |||
Thu, October 07 | Performance | Read Ultrasparc I and III papers (See Google Group) | slides |
Tue, October 12 | Single Issue, Exceptions, Pipeline Evolution | Read 2.1, 2.2, 2.3, 2.9:"Increasing Fetch Bandwidth" | |
Thu, October 14 | UltraSparc, continued; Front Ends | Read 2.4-2.8,2.10-2.12: Out-of-order Superscalars | slides |
Tue, October 19 | Front Ends | Read MIPS R10K and 21264 papers (See Google Group) | |
Thu, October 21 | In-order Superscalar | slides | |
Tue, October 26 | Out-of-order | Review C.1-C.3; Read 5.1-5.3; | slides |
Thu, October 28 | ROB | Review C.4-C.5; Read 5.4-5.9; | slides |
Tue, November 02 | MIPS/21264; Caches | ||
Thu, November 04 | Caches | ||
Tue, November 09 | MIDTERM EXAM | ||
Tue, November 16 | Virtual Memory | Read Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Dean M. Tullsen, Susan J. Eggers, Joel S. Emer, Henry M. Levy, Jack L. Lo, and Rebecca L. Stamm, ISCA '96: Proceedings of the 23rd annual international symposium on Computer architecture, New York, NY, USA, 1996, pages 191-202. Also read Niagara: A 32-way Multithreaded Sparc Processors, IEEE Micro 25(2):21-29, 2005. | slides |
Thu, November 18 | Multithreading | Read WaveScalar, Steven Swanson, Ken Michelson, Andrew Schwerin, and Mark Oskin, MICRO 36: Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, 2003 Read The Raw Microprocessor: A Computational Fabric for Software Circuits and General Purpose Programs,IEEE Micro, March/April 2002. (pdf) Read Tilera ISSCC 2008 Paper | |
Tue, November 23 | Project 1 Due | ||
Tue, November 30 | Tiled Cores | Project 1 Award Ceremony (approx) Read Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction and Read Conservation Cores: Reducing the Energy of Mature Computations | |
Thu, December 02 | Power-Centered ISAs and Microarchitectures | Prepare for Final |