Caching (P&H Chapter 7)
A typical memory hierarchy

- CPU
  - SRAM memory: small, fast
- off-chip “level 2” cache
  - DRAM memory: big, slower, cheaper/bit
  - main memory
  - disk: huge, very slow, very cheap
- on-chip “level 1” cache
Mental Simulation: Assumptions

- Our main memory can hold 8 words
  - 1 word is one data element (an integer)
    - 32 bits (4 bytes) in one word
    - Each data element starts on an address that is a multiple of 4
  - Our data will be at addresses: 0, 4, 8, 12, 16, 20, 24, 28
  - 300 Cycles to access main memory

- Cache which can hold 4 words (data elements)
  - 3 cycles to access cache
  - We’ll look at a few different “designs” of cache
Program 1: avg 4 elems, print 4 elems

int data[8] = {1,2,3,4,5,6,7,8}

Memory Access Pattern:

data[0]  
data[1]  
data[2]  
data[3]  
data[0]  
data[1]  
data[2]  
data[3]

Proc

L1

3 cycle

300 cycles

DRAM
# Effects of Cache Size

<table>
<thead>
<tr>
<th>Size</th>
<th>I Cache</th>
<th>Data Cache</th>
<th>Unified Cache</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 KB</td>
<td>3.06%</td>
<td>24.61%</td>
<td>13.34%</td>
</tr>
<tr>
<td>2 KB</td>
<td>2.26%</td>
<td>20.57%</td>
<td>9.78%</td>
</tr>
<tr>
<td>4 KB</td>
<td>1.78%</td>
<td>15.94%</td>
<td>7.24%</td>
</tr>
<tr>
<td>8 KB</td>
<td>1.10%</td>
<td>10.19%</td>
<td>4.57%</td>
</tr>
<tr>
<td>16 KB</td>
<td>0.64%</td>
<td>6.47%</td>
<td>2.87%</td>
</tr>
<tr>
<td>32 KB</td>
<td>0.39%</td>
<td>4.82%</td>
<td>1.99%</td>
</tr>
<tr>
<td>64 KB</td>
<td>0.15%</td>
<td>3.77%</td>
<td>1.35%</td>
</tr>
<tr>
<td>128 KB</td>
<td>0.02%</td>
<td>2.88%</td>
<td>0.95%</td>
</tr>
</tbody>
</table>

Miss Rates
Effects of Block Size

![Graph showing the effects of block size on miss rate.](image)
Accessing a Direct Mapped Cache

- 64 KB cache, direct-mapped, 32-byte cache block size
Accessing a 2-way Assoc Cache – Hit Logic

- 32 KB cache, 2-way set-associative, 16-byte block size

Exam Question!

- 32 KB / 16 bytes / 2 = 1 K cache sets

v. direct mapped

hit/miss
Effects of Cache Associativity

Different lines show different cache sizes.
Which Block Should be Replaced on a Miss?

- **Direct Mapped is Easy**
- **Set associative or fully associative:**
  - “Random” (large associativities)
  - LRU (smaller associativities)
  - Pseudo Associative

<table>
<thead>
<tr>
<th>Associativity:</th>
<th>2-way</th>
<th>4-way</th>
<th>8-way</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16 KB</td>
<td>5.18%</td>
<td>4.67%</td>
<td>4.39%</td>
</tr>
<tr>
<td>64 KB</td>
<td>1.88%</td>
<td>1.54%</td>
<td>1.39%</td>
</tr>
<tr>
<td>256 KB</td>
<td>1.15%</td>
<td>1.13%</td>
<td>1.12%</td>
</tr>
</tbody>
</table>

Numbers are averages across a set of benchmarks. Performance improvements vary greatly by individual benchmarks.
Cache Size and Associativity versus Access Time

(From Mark Hill’s Spec Data)

0.00346 miss rate  0.00366 miss rate
Spec00          Spec00
Intel Core 2    AMD Opteron
Duo            Duo

90 nm, 64-byte clock, 1 bank
The Pipeline in Execution

add $10, $1, $2  
sub $11, $8, $7  
lw $8, 50($3)  
add $3, $10, $11  
Write Back
Cache Vocabulary

- **cache hit**: an access where data is already in cache
- **cache miss**: an access where data isn’t in cache
- **Hit time**: time to access the cache
- **miss penalty**: time to move data from further level to closer, then to cpu
- **hit rate**: percentage of accesses that the data is found in the cache
- **miss rate**: \(1 - \text{hit rate}\)
Cache Vocabulary

- **cache block size** or **cache line size**: the amount of data that gets transferred on a cache miss.
- **instruction cache** (**I-cache**): cache that can only hold instructions.
- **data cache** (**D-cache**): cache that can only hold data.
- **unified cache**: cache that holds both data & instructions.

A typical processor today has separate “Level 1” I- and D-caches on the same chip as the processor (and possibly a larger, unified “L2” on-chip cache), and larger L2 (or L3) unified cache on a separate chip.
Comparing anatomy of an address:
How many bits?

<table>
<thead>
<tr>
<th>Tag</th>
<th>Index</th>
<th>Offset</th>
</tr>
</thead>
</table>

Direct Mapped:
Cache Line Size = 4 bytes
32 lines in cache

What would the “size” of the cache be? (in bytes)
A) 32
B) 32 + (25/8) * 32
C) 128
D) 128 + (25/8) * 32
You have a 2-way set associative cache which is LRU, has 32 byte lines and is 512 B. The word size is 4 bytes.

Assuming a cold start, what is the state of the cache after the following sequence of accesses?

0, 32, 64, 128, 512, 544, 768, 1024, ..

(see more complex problem as well)
Issues we touched on

- How data moves from memory to cache
  - Benefits: Temporal locality
- What to do when cache is full
  - Replacement policies
- Placement options for where data can “go” in cache
  - Direct-mapped, Set-associative, Fully-associative
- Moving “lines”/“blocks” into cache
  - Benefit: Spatial locality
- Writing values in a code
  - Cache/MM out of synch with registers
  - Write back policies in caches
Cache basics

- In running program, main memory is data’s “home location”.
  - Addresses refer to location in main memory.
  - “Virtual memory” allows disk to extend DRAM
    • Address more memory than you actually have (more later)

- When data is accessed, it is automatically moved up through levels of cache to processor
  - “lw” uses cache’s copy
  - Data in main memory may (temporarily) get out-of-date
    • How?
    • But hardware must keep everything consistent.
  - Unlike registers, cache is not part of ISA
    • Different models can have totally different cache design
The principle of locality

Memory hierarchies take advantage of **memory locality**.

- The principle that future memory accesses are near past accesses.

Two types of locality:

- ____________locality - near in time: we will often access the same data again very soon
- ____________locality - near in space/distance: our next access is often very close to recent accesses.

This sequence of addresses has both types of locality:

\[0, 4, 8, 0, 4, 8, 32, 32, 256, 36, 40, 32, 32\ldots\]
How does HW decide what to cache?

Taking advantage of temporal locality:
bring data into cache whenever its referenced
kick out something that hasn’t been used recently

Taking advantage of spatial locality:
bring in a block of contiguous data (cacheline), not just the requested data.

Some processors have instructions that let software influence cache:

*Prefetch instruction ("bring location x into cache")*
*“Never cache x” or “keep x in cache” instructions*
Cache behavior simulation

- Access globals frequently
- Sum Array
- Access the stack
- Compare Two Strings
- Search a linked list for the first time
- Repeatedly search a linked list
- Traverse a tree/graph
- Multiply a large matrix with power of 2 dims

...
Cache Issues

On a memory access -
• How does hardware know if it is a hit or miss?

On a cache miss -
• where to put the new data?
• what data to throw out?
• how to remember what data is where?
A simple cache

- A cache that can put a line of data anywhere is called
- The most popular replacement strategy is
A simpler cache

- A cache that can put a line of data in exactly one place is called
- What’s the tag in this case?

address trace:

<table>
<thead>
<tr>
<th>4</th>
<th>00000100</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>00001000</td>
</tr>
<tr>
<td>12</td>
<td>00001100</td>
</tr>
<tr>
<td>4</td>
<td>00000100</td>
</tr>
<tr>
<td>8</td>
<td>00001000</td>
</tr>
<tr>
<td>20</td>
<td>00010100</td>
</tr>
<tr>
<td>4</td>
<td>00000100</td>
</tr>
<tr>
<td>8</td>
<td>00001000</td>
</tr>
<tr>
<td>20</td>
<td>00010100</td>
</tr>
<tr>
<td>24</td>
<td>00011000</td>
</tr>
<tr>
<td>12</td>
<td>00001100</td>
</tr>
<tr>
<td>8</td>
<td>00001000</td>
</tr>
<tr>
<td>4</td>
<td>00000100</td>
</tr>
</tbody>
</table>

4 entries, each block holds one word, each word in memory maps to exactly one cache location.

an index is used to determine which line an address might be found in
Direct-mapped cache

• Keeping track of when cache entries were last used (for LRU replacement) in big cache needs lots of hardware and can be slow.

• In a **direct mapped** cache, each memory location is assigned a single location in cache.
  - Usually* done by using a few bits of the address

* Some machines use a pseudo-random hash of the address
  But it is DETERMINISTIC!
Or another way to look at it: an 8 entry cache
Can you do?

Direct Mapped:
Cache Line Size = 16 bytes
8 lines in cache

What would the “size” of the cache be? (in bytes)